Home
last modified time | relevance | path

Searched refs:RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES (Results 1 – 10 of 10) sorted by relevance

/hal_espressif-3.4.0/components/esp_hw_support/port/esp32c3/
Drtc_sleep.c141 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_PLL_BUF_WAIT, RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32s2/
Drtc_sleep.c141 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_PLL_BUF_WAIT, RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32s3/
Drtc_sleep.c151 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_PLL_BUF_WAIT, RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
/hal_espressif-3.4.0/components/soc/esp32/include/soc/
Drtc.h554 #define RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES (1) macro
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32/
Drtc_sleep.c209 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_PLL_BUF_WAIT, RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
/hal_espressif-3.4.0/components/esp_hw_support/port/esp32h2/
Drtc_sleep.c221 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_PLL_BUF_WAIT, RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
/hal_espressif-3.4.0/components/soc/esp32s2/include/soc/
Drtc.h110 #define RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES (1) macro
/hal_espressif-3.4.0/components/soc/esp32c3/include/soc/
Drtc.h101 #define RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES (1) macro
/hal_espressif-3.4.0/components/soc/esp32s3/include/soc/
Drtc.h106 #define RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES (1) macro
/hal_espressif-3.4.0/components/soc/esp32h2/include/soc/
Drtc.h128 #define RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES (1) macro