Home
last modified time | relevance | path

Searched refs:TC5 (Results 1 – 25 of 63) sorted by relevance

123

/hal_atmel-latest/asf/sam0/include/samd20/
Dsamd20e14.h367 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
451 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20e15.h367 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
451 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20e16.h367 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
451 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20e17.h367 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
451 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20e18.h367 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
451 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20g14.h377 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
463 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20g15.h377 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
463 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20g16.h377 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
463 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20g17.h377 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
463 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20g17u.h377 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
463 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20g18.h377 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
463 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20g18u.h377 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
463 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd20j14.h385 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
473 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd20j15.h385 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
473 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd20j16.h385 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
473 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd20j17.h385 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
473 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
Dsamd20j18.h385 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
473 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
/hal_atmel-latest/asf/sam0/include/samd21/
Dsamd21e15a.h393 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
494 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
496 #define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd21e16a.h393 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
494 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
496 #define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd21e17a.h393 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
494 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
496 #define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd21e18a.h393 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
494 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
496 #define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */
Dsamd21j15a.h411 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
516 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamd21j16a.h411 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
516 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamd21j17a.h411 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
516 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */
Dsamd21j18a.h411 #define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ macro
516 #define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ macro
520 #define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */

123