/hal_atmel-latest/asf/sam0/include/samd20/ |
D | samd20e14.h | 362 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 446 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20g14.h | 372 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 458 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20e15.h | 362 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 446 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20e16.h | 362 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 446 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20e17.h | 362 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 446 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20e18.h | 362 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 446 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 453 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20g15.h | 372 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 458 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20g16.h | 372 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 458 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20g17.h | 372 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 458 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20g17u.h | 372 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 458 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20g18.h | 372 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 458 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20g18u.h | 372 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 458 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 465 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
D | samd20j15.h | 380 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 468 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
D | samd20j14.h | 380 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 468 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
D | samd20j16.h | 380 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 468 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
D | samd20j17.h | 380 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 468 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
D | samd20j18.h | 380 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 468 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 477 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
/hal_atmel-latest/asf/sam0/include/samc20/ |
D | samc20e15a.h | 407 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro 526 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro 532 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | samc20e16a.h | 407 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro 526 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro 532 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | samc20e17a.h | 407 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro 526 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro 532 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | samc20e18a.h | 407 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro 526 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro 532 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | samc20j18a.h | 407 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro 526 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro 532 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | samc20j18au.h | 407 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro 526 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro 532 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | samc20g15a.h | 407 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro 526 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro 532 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | samc20g16a.h | 407 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro 526 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro 532 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|