Home
last modified time | relevance | path

Searched refs:REG_TC2_SR0 (Results 1 – 6 of 6) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dtc2.h43 #define REG_TC2_SR0 (0x40098020U) /**< \brief (TC2) Status Register (channel = 0) */ macro
91 #define REG_TC2_SR0 (*(RoReg*)0x40098020U) /**< \brief (TC2) Status Register (channel = 0) */ macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dtc2.h42 …#define REG_TC2_SR0 (0x40088020U) /**< \brief (TC2) Status Register (channel = … macro
84 …#define REG_TC2_SR0 (*(__I uint32_t*)0x40088020U) /**< \brief (TC2) Status Register (channel = … macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dtc2.h45 #define REG_TC2_SR0 (0x40014020) /**< (TC2) Status Register (channel = 0) 0 */ macro
95 #define REG_TC2_SR0 (*(__I uint32_t*)0x40014020U) /**< (TC2) Status Register (channel … macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dtc2.h45 #define REG_TC2_SR0 (0x40014020) /**< (TC2) Status Register (channel = 0) 0 */ macro
96 #define REG_TC2_SR0 (*(__I uint32_t*)0x40014020U) /**< (TC2) Status Register (channel … macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dtc2.h45 #define REG_TC2_SR0 (0x40014020) /**< (TC2) Status Register (channel = 0) 0 */ macro
95 #define REG_TC2_SR0 (*(__I uint32_t*)0x40014020U) /**< (TC2) Status Register (channel … macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dtc2.h45 #define REG_TC2_SR0 (0x40014020) /**< (TC2) Status Register (channel = 0) 0 */ macro
95 #define REG_TC2_SR0 (*(__I uint32_t*)0x40014020U) /**< (TC2) Status Register (channel … macro