Home
last modified time | relevance | path

Searched refs:REG_TC2_IER1 (Results 1 – 6 of 6) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4e/instance/
Dtc2.h57 #define REG_TC2_IER1 (0x40098064U) /**< \brief (TC2) Interrupt Enable Register (channel =… macro
105 #define REG_TC2_IER1 (*(WoReg*)0x40098064U) /**< \brief (TC2) Interrupt Enable Register (channel =… macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dtc2.h54 …#define REG_TC2_IER1 (0x40088064U) /**< \brief (TC2) Interrupt Enable Register (… macro
96 …#define REG_TC2_IER1 (*(__O uint32_t*)0x40088064U) /**< \brief (TC2) Interrupt Enable Register (… macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dtc2.h59 #define REG_TC2_IER1 (0x40014064) /**< (TC2) Interrupt Enable Register (channel = 0) 1 */ macro
109 #define REG_TC2_IER1 (*(__O uint32_t*)0x40014064U) /**< (TC2) Interrupt Enable Register… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dtc2.h59 #define REG_TC2_IER1 (0x40014064) /**< (TC2) Interrupt Enable Register (channel = 0) 1 */ macro
110 #define REG_TC2_IER1 (*(__O uint32_t*)0x40014064U) /**< (TC2) Interrupt Enable Register… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dtc2.h59 #define REG_TC2_IER1 (0x40014064) /**< (TC2) Interrupt Enable Register (channel = 0) 1 */ macro
109 #define REG_TC2_IER1 (*(__O uint32_t*)0x40014064U) /**< (TC2) Interrupt Enable Register… macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dtc2.h59 #define REG_TC2_IER1 (0x40014064) /**< (TC2) Interrupt Enable Register (channel = 0) 1 */ macro
109 #define REG_TC2_IER1 (*(__O uint32_t*)0x40014064U) /**< (TC2) Interrupt Enable Register… macro