Home
last modified time | relevance | path

Searched refs:REG_SPI1_MR (Results 1 – 5 of 5) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam3x/instance/
Dspi1.h36 #define REG_SPI1_MR (0x4000C004U) /**< \brief (SPI1) Mode Register */ macro
48 #define REG_SPI1_MR (*(__IO uint32_t*)0x4000C004U) /**< \brief (SPI1) Mode Register */ macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dspi1.h38 #define REG_SPI1_MR (0x40058004) /**< (SPI1) Mode Register */ macro
56 #define REG_SPI1_MR (*(__IO uint32_t*)0x40058004U) /**< (SPI1) Mode Register */ macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dspi1.h38 #define REG_SPI1_MR (0x40058004) /**< (SPI1) Mode Register */ macro
57 #define REG_SPI1_MR (*(__IO uint32_t*)0x40058004U) /**< (SPI1) Mode Register */ macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dspi1.h38 #define REG_SPI1_MR (0x40058004) /**< (SPI1) Mode Register */ macro
56 #define REG_SPI1_MR (*(__IO uint32_t*)0x40058004U) /**< (SPI1) Mode Register */ macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dspi1.h38 #define REG_SPI1_MR (0x40058004) /**< (SPI1) Mode Register */ macro
56 #define REG_SPI1_MR (*(__IO uint32_t*)0x40058004U) /**< (SPI1) Mode Register */ macro