Home
last modified time | relevance | path

Searched refs:REG_PORT_PINCFG0 (Results 1 – 14 of 14) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samc21/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x41000040) /**< \brief (PORT) Pin Configuration 0 */ macro
77 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x41000040UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samc20/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x41000040) /**< \brief (PORT) Pin Configuration 0 */ macro
77 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x41000040UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samd20/instance/
Dport.h47 #define REG_PORT_PINCFG0 (0x41004440) /**< \brief (PORT) Pin Configuration 0 */ macro
74 #define REG_PORT_PINCFG0 (*(RwReg *)0x41004440UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samd21/instance/
Dport.h46 #define REG_PORT_PINCFG0 (0x41004440) /**< \brief (PORT) Pin Configuration 0 */ macro
73 #define REG_PORT_PINCFG0 (*(RwReg *)0x41004440UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/saml21/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x40002840) /**< \brief (PORT) Pin Configuration 0 */ macro
77 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x40002840UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samr21/instance/
Dport.h46 #define REG_PORT_PINCFG0 (0x41004440) /**< \brief (PORT) Pin Configuration 0 */ macro
86 #define REG_PORT_PINCFG0 (*(RwReg *)0x41004440UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samc20n/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x41000040) /**< \brief (PORT) Pin Configuration 0 */ macro
91 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x41000040UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samr34/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x40002840) /**< \brief (PORT) Pin Configuration 0 */ macro
91 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x40002840UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x41008040) /**< \brief (PORT) Pin Configuration 0 */ macro
91 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x41008040UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samc21n/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x41000040) /**< \brief (PORT) Pin Configuration 0 */ macro
91 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x41000040UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samr35/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x40002840) /**< \brief (PORT) Pin Configuration 0 */ macro
91 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x40002840UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x41008040) /**< \brief (PORT) Pin Configuration 0 */ macro
91 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x41008040UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x41008040) /**< \brief (PORT) Pin Configuration 0 */ macro
105 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x41008040UL) /**< \brief (PORT) Pin Configuration 0… macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dport.h48 #define REG_PORT_PINCFG0 (0x41008040) /**< \brief (PORT) Pin Configuration 0 */ macro
105 #define REG_PORT_PINCFG0 (*(RwReg8 *)0x41008040UL) /**< \brief (PORT) Pin Configuration 0… macro