Home
last modified time | relevance | path

Searched refs:REG_PORT_CTRL0 (Results 1 – 14 of 14) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samc21/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41000024) /**< \brief (PORT) Control 0 */ macro
73 #define REG_PORT_CTRL0 (*(RwReg *)0x41000024UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samc20/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41000024) /**< \brief (PORT) Control 0 */ macro
73 #define REG_PORT_CTRL0 (*(RwReg *)0x41000024UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samd20/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41004424) /**< \brief (PORT) Control 0 */ macro
71 #define REG_PORT_CTRL0 (*(RwReg *)0x41004424UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samd21/instance/
Dport.h43 #define REG_PORT_CTRL0 (0x41004424) /**< \brief (PORT) Control 0 */ macro
70 #define REG_PORT_CTRL0 (*(RwReg *)0x41004424UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/saml21/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x40002824) /**< \brief (PORT) Control 0 */ macro
73 #define REG_PORT_CTRL0 (*(RwReg *)0x40002824UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samr21/instance/
Dport.h43 #define REG_PORT_CTRL0 (0x41004424) /**< \brief (PORT) Control 0 */ macro
83 #define REG_PORT_CTRL0 (*(RwReg *)0x41004424UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samc20n/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41000024) /**< \brief (PORT) Control 0 */ macro
87 #define REG_PORT_CTRL0 (*(RwReg *)0x41000024UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samr34/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x40002824) /**< \brief (PORT) Control 0 */ macro
87 #define REG_PORT_CTRL0 (*(RwReg *)0x40002824UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41008024) /**< \brief (PORT) Control 0 */ macro
87 #define REG_PORT_CTRL0 (*(RwReg *)0x41008024UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samc21n/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41000024) /**< \brief (PORT) Control 0 */ macro
87 #define REG_PORT_CTRL0 (*(RwReg *)0x41000024UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samr35/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x40002824) /**< \brief (PORT) Control 0 */ macro
87 #define REG_PORT_CTRL0 (*(RwReg *)0x40002824UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41008024) /**< \brief (PORT) Control 0 */ macro
87 #define REG_PORT_CTRL0 (*(RwReg *)0x41008024UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41008024) /**< \brief (PORT) Control 0 */ macro
101 #define REG_PORT_CTRL0 (*(RwReg *)0x41008024UL) /**< \brief (PORT) Control 0 */ macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dport.h44 #define REG_PORT_CTRL0 (0x41008024) /**< \brief (PORT) Control 0 */ macro
101 #define REG_PORT_CTRL0 (*(RwReg *)0x41008024UL) /**< \brief (PORT) Control 0 */ macro