Home
last modified time | relevance | path

Searched refs:REG_ICM_UASR (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-latest/asf/sam0/include/same53/instance/
Dicm.h42 #define REG_ICM_UASR (0x42002C20) /**< \brief (ICM) Undefined Access Status */ macro
61 #define REG_ICM_UASR (*(RoReg *)0x42002C20UL) /**< \brief (ICM) Undefined Access Sta… macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Dicm.h42 #define REG_ICM_UASR (0x42002C20) /**< \brief (ICM) Undefined Access Status */ macro
61 #define REG_ICM_UASR (*(RoReg *)0x42002C20UL) /**< \brief (ICM) Undefined Access Sta… macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Dicm.h42 #define REG_ICM_UASR (0x42002C20) /**< \brief (ICM) Undefined Access Status */ macro
61 #define REG_ICM_UASR (*(RoReg *)0x42002C20UL) /**< \brief (ICM) Undefined Access Sta… macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Dicm.h42 #define REG_ICM_UASR (0x42002C20) /**< \brief (ICM) Undefined Access Status */ macro
61 #define REG_ICM_UASR (*(RoReg *)0x42002C20UL) /**< \brief (ICM) Undefined Access Sta… macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Dicm.h44 #define REG_ICM_UASR (0x40048020) /**< (ICM) Undefined Access Status Register */ macro
66 #define REG_ICM_UASR (*(__I uint32_t*)0x40048020U) /**< (ICM) Undefined Access Status R… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Dicm.h44 #define REG_ICM_UASR (0x40048020) /**< (ICM) Undefined Access Status Register */ macro
66 #define REG_ICM_UASR (*(__I uint32_t*)0x40048020U) /**< (ICM) Undefined Access Status R… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Dicm.h44 #define REG_ICM_UASR (0x40048020) /**< (ICM) Undefined Access Status Register */ macro
66 #define REG_ICM_UASR (*(__I uint32_t*)0x40048020U) /**< (ICM) Undefined Access Status R… macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Dicm.h44 #define REG_ICM_UASR (0x40048020) /**< (ICM) Undefined Access Status Register */ macro
66 #define REG_ICM_UASR (*(__I uint32_t*)0x40048020U) /**< (ICM) Undefined Access Status R… macro