Home
last modified time | relevance | path

Searched refs:CSR (Results 1 – 19 of 19) sorted by relevance

/hal_atmel-latest/asf/sam/include/samv71b/component/
Dqspi.h208 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise (cleared on read) */ member
260 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Enable */ member
307 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Disable */ member
354 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Mask */ member
Dgmac.h2165 … uint32_t CSR:10; /**< bit: 0..9 Carrier Sense Error */ member
Dmcan.h892 … uint32_t CSR:1; /**< bit: 4 Clock Stop Request (read/write) */ member
/hal_atmel-latest/asf/sam/include/same70b/component/
Dqspi.h208 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise (cleared on read) */ member
260 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Enable */ member
307 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Disable */ member
354 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Mask */ member
Dgmac.h2165 … uint32_t CSR:10; /**< bit: 0..9 Carrier Sense Error */ member
Dmcan.h892 … uint32_t CSR:1; /**< bit: 4 Clock Stop Request (read/write) */ member
/hal_atmel-latest/asf/sam/include/samv71/component/
Dqspi.h208 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise (cleared on read) */ member
260 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Enable */ member
307 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Disable */ member
354 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Mask */ member
Dmcan.h263 … uint32_t CSR:1; /**< bit: 4 Clock Stop Request (read/write) */ member
Dgmac.h2116 … uint32_t CSR:10; /**< bit: 0..9 Carrier Sense Error */ member
/hal_atmel-latest/asf/sam/include/same70/component/
Dqspi.h208 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise (cleared on read) */ member
260 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Enable */ member
307 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Disable */ member
354 … uint32_t CSR:1; /**< bit: 8 Chip Select Rise Interrupt Mask */ member
Dmcan.h201 … uint32_t CSR:1; /**< bit: 4 Clock Stop Request (read/write) */ member
Dgmac.h2070 … uint32_t CSR:10; /**< bit: 0..9 Carrier Sense Error */ member
/hal_atmel-latest/asf/sam0/include/same53/component/
Dgmac.h1606 uint32_t CSR:10; /*!< bit: 0.. 9 Carrier Sense Error */ member
/hal_atmel-latest/asf/sam0/include/same54/component/
Dgmac.h1606 uint32_t CSR:10; /*!< bit: 0.. 9 Carrier Sense Error */ member
Dcan.h215 uint32_t CSR:1; /*!< bit: 4 Clock Stop Request */ member
/hal_atmel-latest/asf/sam0/include/samd51/component/
Dcan.h229 uint32_t CSR:1; /*!< bit: 4 Clock Stop Request */ member
/hal_atmel-latest/asf/sam0/include/same51/component/
Dcan.h215 uint32_t CSR:1; /*!< bit: 4 Clock Stop Request */ member
/hal_atmel-latest/asf/sam0/include/samc21/component/
Dcan.h215 uint32_t CSR:1; /*!< bit: 4 Clock Stop Request */ member
/hal_atmel-latest/asf/sam0/include/samc21n/component/
Dcan.h215 uint32_t CSR:1; /*!< bit: 4 Clock Stop Request */ member