Home
last modified time | relevance | path

Searched refs:REG_SPI0_CR (Results 1 – 5 of 5) sorted by relevance

/hal_atmel-3.7.0/asf/sam/include/sam3x/instance/
Dspi0.h35 #define REG_SPI0_CR (0x40008000U) /**< \brief (SPI0) Control Register */ macro
47 #define REG_SPI0_CR (*(__O uint32_t*)0x40008000U) /**< \brief (SPI0) Control Register */ macro
/hal_atmel-3.7.0/asf/sam/include/same70/instance/
Dspi0.h37 #define REG_SPI0_CR (0x40008000) /**< (SPI0) Control Register */ macro
55 #define REG_SPI0_CR (*(__O uint32_t*)0x40008000U) /**< (SPI0) Control Register */ macro
/hal_atmel-3.7.0/asf/sam/include/samv71b/instance/
Dspi0.h37 #define REG_SPI0_CR (0x40008000) /**< (SPI0) Control Register */ macro
55 #define REG_SPI0_CR (*(__O uint32_t*)0x40008000U) /**< (SPI0) Control Register */ macro
/hal_atmel-3.7.0/asf/sam/include/samv71/instance/
Dspi0.h37 #define REG_SPI0_CR (0x40008000) /**< (SPI0) Control Register */ macro
56 #define REG_SPI0_CR (*(__O uint32_t*)0x40008000U) /**< (SPI0) Control Register */ macro
/hal_atmel-3.7.0/asf/sam/include/same70b/instance/
Dspi0.h37 #define REG_SPI0_CR (0x40008000) /**< (SPI0) Control Register */ macro
55 #define REG_SPI0_CR (*(__O uint32_t*)0x40008000U) /**< (SPI0) Control Register */ macro