Home
last modified time | relevance | path

Searched refs:REG_DSU_ENTRY0 (Results 1 – 14 of 14) sorted by relevance

/hal_atmel-3.7.0/asf/sam0/include/samd21/instance/
Ddsu.h43 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) Coresight ROM Table Entry 0 */ macro
66 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) Coresight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samr21/instance/
Ddsu.h43 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) Coresight ROM Table Entry 0 */ macro
66 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) Coresight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samd51/instance/
Ddsu.h45 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
72 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/same53/instance/
Ddsu.h45 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
72 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/same51/instance/
Ddsu.h45 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
72 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samc21n/instance/
Ddsu.h46 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
74 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samd20/instance/
Ddsu.h46 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
74 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samr34/instance/
Ddsu.h46 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) Coresight ROM Table Entry 0 */ macro
74 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) Coresight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/saml21/instance/
Ddsu.h46 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) Coresight ROM Table Entry 0 */ macro
74 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) Coresight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/same54/instance/
Ddsu.h45 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
72 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samr35/instance/
Ddsu.h46 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) Coresight ROM Table Entry 0 */ macro
74 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) Coresight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samc20n/instance/
Ddsu.h46 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
74 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samc20/instance/
Ddsu.h47 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
76 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro
/hal_atmel-3.7.0/asf/sam0/include/samc21/instance/
Ddsu.h47 #define REG_DSU_ENTRY0 (0x41003000) /**< \brief (DSU) CoreSight ROM Table Entry 0 */ macro
76 #define REG_DSU_ENTRY0 (*(RoReg *)0x41003000UL) /**< \brief (DSU) CoreSight ROM Table … macro