Home
last modified time | relevance | path

Searched refs:MUX_PB17H_GCLK_IO3 (Results 1 – 25 of 39) sorted by relevance

12

/hal_atmel-3.6.0/asf/sam0/include/samr21/pio/
Dsamr21e18a.h140 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
141 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr21e16a.h140 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
141 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr21e17a.h140 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
141 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr21e19a.h156 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
157 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr21g16a.h172 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
173 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr21g17a.h172 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
173 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr21g18a.h172 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
173 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
/hal_atmel-3.6.0/asf/sam0/include/samd20/pio/
Dsamd20j14.h187 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
188 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamd20j15.h187 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
188 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamd20j16.h187 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
188 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamd20j17.h187 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
188 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamd20j18.h187 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
188 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
/hal_atmel-3.6.0/asf/sam0/include/samr34/pio/
Dsamr34j16b.h193 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
194 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr34j17b.h193 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
194 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr34j18b.h193 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
194 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
/hal_atmel-3.6.0/asf/sam0/include/samr35/pio/
Dsamr35j17b.h193 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
194 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr35j18b.h193 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
194 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamr35j16b.h193 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
194 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
/hal_atmel-3.6.0/asf/sam0/include/samd21/pio/
Dsamd21j15a.h186 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
187 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamd21j16a.h186 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
187 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamd21j17a.h186 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
187 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamd21j18a.h186 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
187 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
/hal_atmel-3.6.0/asf/sam0/include/samc20/pio/
Dsamc20j15a.h252 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
253 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamc20j17a.h252 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
253 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)
Dsamc20j18a.h252 #define MUX_PB17H_GCLK_IO3 _L_(7) macro
253 #define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3)

12