Home
last modified time | relevance | path

Searched refs:DMAC_CHCTRLA_ENABLE_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_atmel-3.6.0/asf/sam0/include/samc20/component/
Ddmac.h619 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
620 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/samd21/component/
Ddmac.h688 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
689 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/samc21n/component/
Ddmac.h640 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
641 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/samr21/component/
Ddmac.h688 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
689 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/samc20n/component/
Ddmac.h640 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
641 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/samr35/component/
Ddmac.h739 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
740 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/samr34/component/
Ddmac.h739 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
740 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/saml21/component/
Ddmac.h739 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
740 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/samc21/component/
Ddmac.h691 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
692 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/same51/component/
Ddmac.h916 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
917 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/samd51/component/
Ddmac.h916 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
917 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/same53/component/
Ddmac.h916 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
917 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)
/hal_atmel-3.6.0/asf/sam0/include/same54/component/
Ddmac.h916 #define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ macro
917 #define DMAC_CHCTRLA_ENABLE (_U_(0x1) << DMAC_CHCTRLA_ENABLE_Pos)