Home
last modified time | relevance | path

Searched refs:SPI_CSR_DLYBCT_Msk (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-3.5.0-3.4.0/asf/sam/include/sam3x/component/
Dspi.h144 #define SPI_CSR_DLYBCT_Msk (0xffu << SPI_CSR_DLYBCT_Pos) /**< \brief (SPI_CSR[4]) Delay Between Con… macro
145 #define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos)))
/hal_atmel-3.5.0-3.4.0/asf/sam/include/sam4e/component/
Dspi.h172 #define SPI_CSR_DLYBCT_Msk (0xffu << SPI_CSR_DLYBCT_Pos) /**< \brief (SPI_CSR[4]) Delay Between Con… macro
173 #define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos)))
/hal_atmel-3.5.0-3.4.0/asf/sam/include/sam4s/component/
Dspi.h172 #define SPI_CSR_DLYBCT_Msk (0xffu << SPI_CSR_DLYBCT_Pos) /**< \brief (SPI_CSR[4]) Delay Between Con… macro
173 #define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos)))
/hal_atmel-3.5.0-3.4.0/asf/sam/include/same70/component/
Dspi.h470 #define SPI_CSR_DLYBCT_Msk (_U_(0xFF) << SPI_CSR_DLYBCT_Pos) /**< (SP… macro
471 #define SPI_CSR_DLYBCT(value) (SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos))
/hal_atmel-3.5.0-3.4.0/asf/sam/include/samv71b/component/
Dspi.h481 #define SPI_CSR_DLYBCT_Msk (_U_(0xFF) << SPI_CSR_DLYBCT_Pos) /**< (SP… macro
482 #define SPI_CSR_DLYBCT(value) (SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos))
/hal_atmel-3.5.0-3.4.0/asf/sam/include/samv71/component/
Dspi.h470 #define SPI_CSR_DLYBCT_Msk (_U_(0xFF) << SPI_CSR_DLYBCT_Pos) /**< (SP… macro
471 #define SPI_CSR_DLYBCT(value) (SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos))
/hal_atmel-3.5.0-3.4.0/asf/sam/include/same70b/component/
Dspi.h481 #define SPI_CSR_DLYBCT_Msk (_U_(0xFF) << SPI_CSR_DLYBCT_Pos) /**< (SP… macro
482 #define SPI_CSR_DLYBCT(value) (SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos))
/hal_atmel-3.5.0-3.4.0/asf/sam/include/sam4l/component/
Dspi.h637 #define SPI_CSR_DLYBCT_Msk (_U_(0xFF) << SPI_CSR_DLYBCT_Pos) macro
638 #define SPI_CSR_DLYBCT(value) (SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos))