Home
last modified time | relevance | path

Searched refs:IOSLAVE_BASE (Results 1 – 11 of 11) sorted by relevance

/hal_ambiq-latest/mcu/apollo4p/hal/mcu/
Dam_hal_ios.h60 #define IOSLAVEn(n) ((IOSLAVE_Type*)(IOSLAVE_BASE + (n * (IOSLAVE_BASE - IOSLAVE_BASE))))
/hal_ambiq-latest/mcu/apollo3p/hal/
Dam_hal_ios.h59 #define IOSLAVEn(n) ((IOSLAVE_Type*)(IOSLAVE_BASE + (n * (IOSLAVE_BASE - IOSLAVE_BASE))))
Dam_hal_ios.c123 volatile uint8_t * const am_hal_ios_pui8LRAM = (uint8_t *)IOSLAVE_BASE;
368 pIOSState->pui8FIFOBase = (uint8_t *)(IOSLAVE_BASE + psConfig->ui32FIFOBase); in am_hal_ios_configure()
369 pIOSState->pui8FIFOEnd = (uint8_t *)(IOSLAVE_BASE + psConfig->ui32RAMBase); in am_hal_ios_configure()
1049 ((am_hal_ios_state_t*)pHandle)->pui8FIFOPtr = (uint8_t *) (IOSLAVE_BASE + ui32Offset); in am_hal_ios_fifo_ptr_set()
/hal_ambiq-latest/mcu/apollo3/hal/
Dam_hal_ios.h59 #define IOSLAVEn(n) ((IOSLAVE_Type*)(IOSLAVE_BASE + (n * (IOSLAVE_BASE - IOSLAVE_BASE))))
Dam_hal_ios.c123 volatile uint8_t * const am_hal_ios_pui8LRAM = (uint8_t *)IOSLAVE_BASE;
368 pIOSState->pui8FIFOBase = (uint8_t *)(IOSLAVE_BASE + psConfig->ui32FIFOBase); in am_hal_ios_configure()
369 pIOSState->pui8FIFOEnd = (uint8_t *)(IOSLAVE_BASE + psConfig->ui32RAMBase); in am_hal_ios_configure()
1049 ((am_hal_ios_state_t*)pHandle)->pui8FIFOPtr = (uint8_t *) (IOSLAVE_BASE + ui32Offset); in am_hal_ios_fifo_ptr_set()
/hal_ambiq-latest/mcu/apollo3p/regs/
Dam_reg.h135 (IOSLAVE_BASE + 0x00000000 * n)
/hal_ambiq-latest/mcu/apollo3/regs/
Dam_reg.h135 (IOSLAVE_BASE + 0x00000000 * n)
/hal_ambiq-latest/CMSIS/AmbiqMicro/Include/
Dapollo3.h9293 #define IOSLAVE_BASE 0x50000000UL macro
9332 #define IOSLAVE ((IOSLAVE_Type*) IOSLAVE_BASE)
Dapollo3p.h10206 #define IOSLAVE_BASE 0x50000000UL macro
10247 #define IOSLAVE ((IOSLAVE_Type*) IOSLAVE_BASE)
Dapollo4b_generic.h27177 #define IOSLAVE_BASE 0x40034000UL macro
27236 #define IOSLAVE ((IOSLAVE_Type*) IOSLAVE_BASE)
Dapollo4p.h27700 #define IOSLAVE_BASE 0x40034000UL macro
27759 #define IOSLAVE ((IOSLAVE_Type*) IOSLAVE_BASE)