Home
last modified time | relevance | path

Searched refs:CLKCTRL (Results 1 – 16 of 16) sorted by relevance

/Zephyr-latest/drivers/dac/
Ddac_sam0.c91 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in dac_sam0_init()
/Zephyr-latest/drivers/clock_control/
Dclock_control_agilex5_ll.h30 #define CLKCTRL(x) (CLKCTRL_BASE_ADDR + CLKCTRL_##_reg) macro
Dclock_control_nrf2_fll16m.c74 NRF_LRCCONF010->CLKCTRL[0].SRC = mode; in activate_fll16m_mode()
/Zephyr-latest/soc/atmel/sam0/common/
Dsoc_samd2x.c173 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(0) in dfll48m_init()
/Zephyr-latest/drivers/pwm/
Dpwm_sam0_tcc.c113 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in pwm_sam0_init()
Dpwm_sam0_tc.c143 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in pwm_sam0_init()
/Zephyr-latest/drivers/watchdog/
Dwdt_sam0.c267 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_WDT in wdt_sam0_init()
/Zephyr-latest/drivers/timer/
Dsam0_rtc_timer.c260 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in sys_clock_driver_init()
/Zephyr-latest/drivers/interrupt_controller/
Dintc_sam0_eic.c351 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_EIC | GCLK_CLKCTRL_GEN_GCLK0 | in sam0_eic_init()
/Zephyr-latest/drivers/counter/
Dcounter_sam0_tc32.c343 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in counter_sam0_tc32_initialize()
/Zephyr-latest/drivers/adc/
Dadc_sam0.c459 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in adc_sam0_init()
/Zephyr-latest/drivers/rtc/
Drtc_sam0.c518 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in rtc_sam0_init()
/Zephyr-latest/drivers/usb/device/
Dusb_dc_sam0.c239 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_USB | GCLK_CLKCTRL_GEN_GCLK0 | in usb_dc_attach()
/Zephyr-latest/drivers/spi/
Dspi_sam0.c655 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in spi_sam0_init()
/Zephyr-latest/drivers/i2c/
Di2c_sam0.c719 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in i2c_sam0_initialize()
/Zephyr-latest/drivers/serial/
Duart_sam0.c519 GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN in uart_sam0_init()