Home
last modified time | relevance | path

Searched refs:CPU0_SECCTRL_BASE_S (Results 1 – 4 of 4) sorted by relevance

/cmsis-dsp-3.7.0-3.6.0/Testing/cmsis_build/RTE/Device/SSE-300-MPS3/
Dplatform_base_address.h111 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/cmsis-dsp-3.7.0-3.6.0/Testing/cmsis_build/RTE/Device/SSE-310-MPS3/
Dplatform_base_address.h110 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/cmsis-dsp-3.7.0-3.6.0/Examples/cmsis_build/RTE/Device/SSE-300-MPS3/
Dplatform_base_address.h116 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/cmsis-dsp-3.7.0-3.6.0/Examples/cmsis_build/RTE/Device/SSE-310-MPS3/
Dplatform_base_address.h110 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro