Home
last modified time | relevance | path

Searched refs:pllm_div (Results 1 – 5 of 5) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_n6.c75 int pllm_div; in get_pllout_frequency() local
83 pllm_div = STM32_PLL1_M_DIVISOR; in get_pllout_frequency()
91 pllm_div = STM32_PLL2_M_DIVISOR; in get_pllout_frequency()
99 pllm_div = STM32_PLL3_M_DIVISOR; in get_pllout_frequency()
107 pllm_div = STM32_PLL4_M_DIVISOR; in get_pllout_frequency()
118 __ASSERT_NO_MSG(pllm_div && pllout_div1 && pllout_div2); in get_pllout_frequency()
120 return (pllsrc_freq / pllm_div) * plln_mul / (pllout_div1 * pllout_div2); in get_pllout_frequency()
Dclock_stm32_ll_h5.c89 int pllm_div, in get_pllout_frequency() argument
93 __ASSERT_NO_MSG(pllm_div && pllout_div); in get_pllout_frequency()
95 return (pllsrc_freq / pllm_div) * plln_mul / pllout_div; in get_pllout_frequency()
Dclock_stm32_ll_common.c91 int pllm_div, in get_pll_div_frequency() argument
95 __ASSERT_NO_MSG(pllm_div && pllout_div); in get_pll_div_frequency()
97 return pllsrc_freq / pllm_div * plln_mul / pllout_div; in get_pll_div_frequency()
Dclock_stm32_ll_u5.c94 int pllm_div, in get_pllout_frequency() argument
98 __ASSERT_NO_MSG(pllm_div && pllout_div); in get_pllout_frequency()
100 return (pllsrc_freq / pllm_div) * plln_mul / pllout_div; in get_pllout_frequency()
Dclock_stm32_ll_h7.c194 int pllm_div, in get_pllout_frequency() argument
198 __ASSERT_NO_MSG(pllm_div && pllout_div); in get_pllout_frequency()
200 return (pllsrc_freq / pllm_div) * plln_mul / pllout_div; in get_pllout_frequency()