Home
last modified time | relevance | path

Searched refs:i2s (Results 1 – 25 of 115) sorted by relevance

12345

/Zephyr-latest/tests/drivers/i2s/i2s_api/boards/
Dlitex_vexriscv.overlay1 /* i2s-node0 is the receiver
2 * i2s-node1 is the transmitter
7 i2s-node0 = &i2s_rx;
8 i2s-node1 = &i2s_tx;
Dlpcxpresso55s69_lpc55s69_cpu0.overlay2 * i2s-node0 is the receiver
3 * i2s-node1 is the transmitter
8 i2s-node0 = &i2s0;
9 i2s-node1 = &i2s1;
Dmimxrt685_evk_mimxrt685s_cm33.overlay2 * i2s-node0 is the receiver
3 * i2s-node1 is the transmitter
8 i2s-node0 = &i2s0;
9 i2s-node1 = &i2s1;
Dmimxrt1170_evk_mimxrt1176_cm7_A.overlay2 * i2s-node0 is the receiver - uses SAI1 peripheral on RT1170
3 * i2s-node1 is the transmitter - uses SAI4 peripheral
8 i2s-node0 = &sai1;
9 i2s-node1 = &sai4;
Dnucleo_f411re.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &i2s1;
D96b_argonkey.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &i2s5;
D96b_stm32_sensor_mez.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &i2s2;
Dsam_e70_xplained_same70q21.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &ssc;
Dsam_e70_xplained_same70q21b.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &ssc;
Dsam_v71_xult_samv71q21.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &ssc;
Dsam_v71_xult_samv71q21b.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &ssc;
/Zephyr-latest/tests/drivers/i2s/i2s_speed/boards/
Dlitex_vexriscv.overlay1 /* i2s-node0 is the receiver
2 * i2s-node1 is the transmitter
7 i2s-node0 = &i2s_rx;
8 i2s-node1 = &i2s_tx;
Dlpcxpresso55s69_lpc55s69_cpu0.overlay2 * i2s-node0 is the receiver
3 * i2s-node1 is the transmitter
8 i2s-node0 = &i2s0;
9 i2s-node1 = &i2s1;
Dmimxrt685_evk_mimxrt685s_cm33.overlay2 * i2s-node0 is the receiver
3 * i2s-node1 is the transmitter
8 i2s-node0 = &i2s0;
9 i2s-node1 = &i2s1;
Dmimxrt595_evk_mimxrt595s_cm33.overlay2 * i2s-node0 is the receiver
3 * i2s-node1 is the transmitter
8 i2s-node0 = &i2s0;
9 i2s-node1 = &i2s1;
Dstm32h573i_dk.overlay1 /* i2s-node0 is the receiver */
2 /* i2s-node1 is the transmitter */
5 i2s-node0 = &i2s1;
6 i2s-node1 = &i2s2;
Dmimxrt1170_evk_mimxrt1176_cm7.overlay2 * i2s-node0 is the receiver - uses SAI1 peripheral on RT1170
3 * i2s-node1 is the transmitter - uses SAI4 peripheral
8 i2s-node0 = &sai1;
9 i2s-node1 = &sai4;
Dnucleo_f411re.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &i2s1;
D96b_argonkey.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &i2s5;
D96b_stm32_sensor_mez.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &i2s2;
Dsam_e70_xplained_same70q21.overlay1 /* i2s-node0 is the transmitter/receiver */
5 i2s-node0 = &ssc;
/Zephyr-latest/drivers/i2s/
Di2s_ll_stm32.c176 LL_I2S_SetPrescalerLinear(cfg->i2s, i2s_div); in i2s_stm32_set_clock()
177 LL_I2S_SetPrescalerParity(cfg->i2s, i2s_odd); in i2s_stm32_set_clock()
259 LL_I2S_EnableMasterClock(cfg->i2s); in i2s_stm32_configure()
261 LL_I2S_DisableMasterClock(cfg->i2s); in i2s_stm32_configure()
269 LL_I2S_SetDataFormat(cfg->i2s, LL_I2S_DATAFORMAT_16B); in i2s_stm32_configure()
271 LL_I2S_SetDataFormat(cfg->i2s, LL_I2S_DATAFORMAT_24B); in i2s_stm32_configure()
273 LL_I2S_SetDataFormat(cfg->i2s, LL_I2S_DATAFORMAT_32B); in i2s_stm32_configure()
282 LL_I2S_SetStandard(cfg->i2s, LL_I2S_STANDARD_PHILIPS); in i2s_stm32_configure()
286 LL_I2S_SetStandard(cfg->i2s, LL_I2S_STANDARD_PCM_SHORT); in i2s_stm32_configure()
290 LL_I2S_SetStandard(cfg->i2s, LL_I2S_STANDARD_PCM_LONG); in i2s_stm32_configure()
[all …]
Di2s_ll_stm32.h25 SPI_TypeDef *i2s; member
63 static inline uint32_t ll_func_i2s_dma_busy(SPI_TypeDef *i2s) in ll_func_i2s_dma_busy() argument
66 return LL_SPI_IsActiveFlag_TXC(i2s) == 0; in ll_func_i2s_dma_busy()
69 return (LL_SPI_IsActiveFlag_TXE(i2s) && in ll_func_i2s_dma_busy()
70 !LL_SPI_IsActiveFlag_BSY(i2s)); in ll_func_i2s_dma_busy()
/Zephyr-latest/drivers/audio/
Dtlv320dac310x.c226 if (cfg->i2s.options & I2S_OPT_BIT_CLK_MASTER) { in codec_configure_dai()
230 if (cfg->i2s.options & I2S_OPT_FRAME_CLK_MASTER) { in codec_configure_dai()
234 switch (cfg->i2s.word_size) { in codec_configure_dai()
249 cfg->i2s.word_size); in codec_configure_dai()
261 struct i2s_config *i2s; in codec_configure_clocks() local
266 i2s = &cfg->dai_cfg.i2s; in codec_configure_clocks()
268 i2s->frame_clk_freq); in codec_configure_clocks()
287 osr_min = (DAC_MOD_CLK_FREQ_MIN + i2s->frame_clk_freq - 1) / in codec_configure_clocks()
288 i2s->frame_clk_freq; in codec_configure_clocks()
289 osr_max = DAC_MOD_CLK_FREQ_MAX / i2s->frame_clk_freq; in codec_configure_clocks()
[all …]
/Zephyr-latest/dts/arm/st/f4/
Dstm32f411.dtsi31 i2s1: i2s@40013000 {
32 compatible = "st,stm32-i2s";
44 i2s4: i2s@40013400 {
45 compatible = "st,stm32-i2s";
57 i2s5: i2s@40015000 {
58 compatible = "st,stm32-i2s";

12345