Home
last modified time | relevance | path

Searched refs:fsp_ctrl (Results 1 – 12 of 12) sorted by relevance

/Zephyr-latest/drivers/serial/
Duart_renesas_rz_scif.c36 scif_uart_instance_ctrl_t *fsp_ctrl; member
54 R_SCIFA0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_scif_poll_in()
68 R_SCIFA0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_scif_poll_out()
116 fsp_err = R_SCIF_UART_BaudCalculate(data->fsp_ctrl, uart_config->baudrate, false, 5000, in uart_rz_scif_apply_config()
199 fsp_err = config->fsp_api->close(data->fsp_ctrl); in uart_rz_scif_configure()
204 fsp_err = config->fsp_api->open(data->fsp_ctrl, data->fsp_cfg); in uart_rz_scif_configure()
227 scif_uart_instance_ctrl_t *fsp_ctrl = data->fsp_ctrl; in uart_rz_scif_fifo_fill() local
229 fsp_ctrl->tx_src_bytes = size; in uart_rz_scif_fifo_fill()
230 fsp_ctrl->p_tx_src = tx_data; in uart_rz_scif_fifo_fill()
234 return (size - fsp_ctrl->tx_src_bytes); in uart_rz_scif_fifo_fill()
[all …]
Duart_renesas_rz_sci.c34 sci_uart_instance_ctrl_t *fsp_ctrl; member
53 R_SCI0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_sci_poll_in()
67 R_SCI0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_sci_poll_out()
199 fsp_err = config->fsp_api->close(data->fsp_ctrl); in uart_rz_sci_configure()
204 fsp_err = config->fsp_api->open(data->fsp_ctrl, data->fsp_cfg); in uart_rz_sci_configure()
227 sci_uart_instance_ctrl_t *fsp_ctrl = data->fsp_ctrl; in uart_rz_sci_fifo_fill() local
229 fsp_ctrl->tx_src_bytes = size; in uart_rz_sci_fifo_fill()
230 fsp_ctrl->p_tx_src = tx_data; in uart_rz_sci_fifo_fill()
234 return (size - fsp_ctrl->tx_src_bytes); in uart_rz_sci_fifo_fill()
240 sci_uart_instance_ctrl_t *fsp_ctrl = data->fsp_ctrl; in uart_rz_sci_fifo_read() local
[all …]
/Zephyr-latest/drivers/counter/
Dcounter_renesas_rz_gtm.c27 gtm_instance_ctrl_t *fsp_ctrl; member
48 err = cfg->fsp_api->statusGet(data->fsp_ctrl, &timer_status); in counter_rz_gtm_get_value()
88 err = cfg->fsp_api->open(data->fsp_ctrl, data->fsp_cfg); in counter_rz_gtm_init()
104 cfg->fsp_api->close(data->fsp_ctrl); in counter_rz_gtm_start_freerun()
105 cfg->fsp_api->open(data->fsp_ctrl, data->fsp_cfg); in counter_rz_gtm_start_freerun()
106 cfg->fsp_api->start(data->fsp_ctrl); in counter_rz_gtm_start_freerun()
118 cfg->fsp_api->close(data->fsp_ctrl); in counter_rz_gtm_start_interval()
119 cfg->fsp_api->open(data->fsp_ctrl, data->fsp_cfg); in counter_rz_gtm_start_interval()
120 cfg->fsp_api->start(data->fsp_ctrl); in counter_rz_gtm_start_interval()
170 err = cfg->fsp_api->stop(data->fsp_ctrl); in counter_rz_gtm_stop()
[all …]
/Zephyr-latest/drivers/mbox/
Dmbox_renesas_rz_mhu.c45 mhu_ns_instance_ctrl_t *fsp_ctrl; member
147 if (MHU_SEND_TYPE_MSG == data->fsp_ctrl->send_type) { in mbox_rz_mhu_send()
148 if (data->fsp_ctrl->p_regs->MSG_INT_STSn != 0) { in mbox_rz_mhu_send()
150 if (data->fsp_ctrl->p_regs->MSG_INT_STSn != 0) { in mbox_rz_mhu_send()
156 if (data->fsp_ctrl->p_regs->RSP_INT_STSn != 0) { in mbox_rz_mhu_send()
158 if (data->fsp_ctrl->p_regs->RSP_INT_STSn != 0) { in mbox_rz_mhu_send()
169 fsp_err = config->fsp_api->msgSend(data->fsp_ctrl, message); in mbox_rz_mhu_send()
222 fsp_err = config->fsp_api->open(data->fsp_ctrl, data->fsp_cfg); in mbox_rz_mhu_init()
317 .fsp_ctrl = &g_mhu_ns##idx##_ctrl, \
/Zephyr-latest/drivers/pwm/
Dpwm_renesas_ra.c39 gpt_instance_ctrl_t fsp_ctrl; member
142 if ((data->fsp_ctrl.variant == TIMER_VARIANT_16_BIT && period_cycles > UINT16_MAX) || in pwm_renesas_ra_set_cycles()
143 (data->fsp_ctrl.variant == TIMER_VARIANT_32_BIT && period_cycles > UINT32_MAX)) { in pwm_renesas_ra_set_cycles()
158 pwm_renesas_ra_apply_gtior_config(&data->fsp_ctrl, &data->fsp_cfg); in pwm_renesas_ra_set_cycles()
161 err = R_GPT_Stop(&data->fsp_ctrl); in pwm_renesas_ra_set_cycles()
167 err = R_GPT_PeriodSet(&data->fsp_ctrl, period_cycles); in pwm_renesas_ra_set_cycles()
173 err = R_GPT_DutyCycleSet(&data->fsp_ctrl, pulse, pin); in pwm_renesas_ra_set_cycles()
179 err = R_GPT_Start(&data->fsp_ctrl); in pwm_renesas_ra_set_cycles()
202 err = R_GPT_InfoGet(&data->fsp_ctrl, &info); in pwm_renesas_ra_get_cycles_per_sec()
334 err = R_GPT_Enable(&data->fsp_ctrl); in pwm_renesas_ra_enable_capture()
[all …]
Dpwm_renesas_rz_gpt.c43 gpt_instance_ctrl_t *fsp_ctrl; member
130 if ((data->fsp_ctrl->variant == TIMER_VARIANT_16_BIT && period_cycles > UINT16_MAX) || in pwm_rz_gpt_set_cycles()
131 (data->fsp_ctrl->variant == TIMER_VARIANT_32_BIT && period_cycles > UINT32_MAX)) { in pwm_rz_gpt_set_cycles()
139 pwm_rz_gpt_apply_gtior_config(data->fsp_ctrl, data->fsp_cfg); in pwm_rz_gpt_set_cycles()
142 err = cfg->fsp_api->stop(data->fsp_ctrl); in pwm_rz_gpt_set_cycles()
148 err = cfg->fsp_api->periodSet(data->fsp_ctrl, period_cycles); in pwm_rz_gpt_set_cycles()
154 err = cfg->fsp_api->dutyCycleSet(data->fsp_ctrl, pulse, pin); in pwm_rz_gpt_set_cycles()
160 err = cfg->fsp_api->start(data->fsp_ctrl); in pwm_rz_gpt_set_cycles()
181 err = cfg->fsp_api->infoGet(data->fsp_ctrl, &info); in pwm_rz_gpt_get_cycles_per_sec()
367 err = cfg->fsp_api->enable(data->fsp_ctrl); in pwm_rz_gpt_enable_capture()
[all …]
/Zephyr-latest/drivers/interrupt_controller/
Dintc_renesas_rz_ext_irq.c33 external_irq_ctrl_t *fsp_ctrl; member
52 err = config->fsp_api->enable(data->fsp_ctrl); in intc_rz_ext_irq_enable()
67 err = config->fsp_api->disable(data->fsp_ctrl); in intc_rz_ext_irq_disable()
94 err = config->fsp_api->close(data->fsp_ctrl); in intc_rz_ext_irq_set_type()
100 err = config->fsp_api->open(data->fsp_ctrl, config->fsp_cfg); in intc_rz_ext_irq_set_type()
125 err = config->fsp_api->open(data->fsp_ctrl, config->fsp_cfg); in intc_rz_ext_irq_init()
185 .fsp_ctrl = (external_irq_ctrl_t *)&g_external_irq##index##_ctrl, \
222 .fsp_ctrl = (icu_instance_ctrl_t *)&g_external_irq##index##_ctrl, \
/Zephyr-latest/drivers/dma/
Ddma_renesas_rz.c24 transfer_ctrl_t *fsp_ctrl; member
285 ret = config->fsp_api->infoGet(data->channels[channel].fsp_ctrl, &properties); in dma_renesas_rz_get_status()
312 dmac_b_instance_ctrl_t *p_ctrl = (dmac_b_instance_ctrl_t *)data->channels[channel].fsp_ctrl; in dma_renesas_rz_suspend()
336 dmac_b_instance_ctrl_t *p_ctrl = (dmac_b_instance_ctrl_t *)data->channels[channel].fsp_ctrl; in dma_renesas_rz_resume()
364 ret = config->fsp_api->disable(data->channels[channel].fsp_ctrl); in dma_renesas_rz_stop()
389 ret = config->fsp_api->enable(data->channels[channel].fsp_ctrl); in dma_renesas_rz_start()
398 ret = config->fsp_api->softwareStart(data->channels[channel].fsp_ctrl, in dma_renesas_rz_start()
439 config->fsp_api->close(channel_cfg->fsp_ctrl); in dma_renesas_rz_config()
442 ret = config->fsp_api->open(channel_cfg->fsp_ctrl, &channel_cfg->fsp_cfg); in dma_renesas_rz_config()
477 ret = config->fsp_api->reconfigure(data->channels[channel].fsp_ctrl, p_info); in dma_renesas_rz_reload()
[all …]
Ddma_renesas_rz.h12 .fsp_ctrl = (transfer_ctrl_t *)&g_transfer_ctrl[n], \
/Zephyr-latest/drivers/adc/
Dadc_renesas_rz.c45 adc_c_instance_ctrl_t fsp_ctrl; member
101 config->fsp_api->scanCfg(&data->fsp_ctrl, &data->fsp_channel_cfg); in adc_rz_channel_setup()
127 config->fsp_api->read(&data->fsp_ctrl, channel_id, in adc_rz_isr()
263 config->fsp_api->scanStart(&data->fsp_ctrl); in adc_context_start_sampling()
291 config->fsp_api->open(&data->fsp_ctrl, &data->fsp_cfg); in adc_rz_init()
/Zephyr-latest/drivers/i2c/
Di2c_renesas_rz_riic.c30 i2c_master_ctrl_t *fsp_ctrl; member
89 config->fsp_api->close(data->fsp_ctrl); in i2c_rz_riic_configure()
90 config->fsp_api->open(data->fsp_ctrl, config->fsp_cfg); in i2c_rz_riic_configure()
181 config->fsp_api->slaveAddressSet(data->fsp_ctrl, addr, addr_mode); in i2c_rz_riic_transfer()
195 err = config->fsp_api->read(data->fsp_ctrl, current->buf, current->len, in i2c_rz_riic_transfer()
199 err = config->fsp_api->write(data->fsp_ctrl, current->buf, current->len, in i2c_rz_riic_transfer()
292 err = config->fsp_api->open(data->fsp_ctrl, config->fsp_cfg); in i2c_rz_riic_init()
525 .fsp_ctrl = (i2c_master_ctrl_t *)&g_i2c_master##index##_ctrl, \
/Zephyr-latest/drivers/gpio/
Dgpio_renesas_rz.c46 ioport_instance_ctrl_t *fsp_ctrl; member
194 err = config->fsp_api->pinCfg(data->fsp_ctrl, port_pin, ioport_config_data); in gpio_rz_pin_configure()
208 err = config->fsp_api->portRead(data->fsp_ctrl, config->fsp_port, &port_value); in gpio_rz_port_get_raw()
225 err = config->fsp_api->portWrite(data->fsp_ctrl, config->fsp_port, port_value, port_mask); in gpio_rz_port_set_masked_raw()
240 err = config->fsp_api->portWrite(data->fsp_ctrl, config->fsp_port, value, mask); in gpio_rz_port_set_bits_raw()
255 err = config->fsp_api->portWrite(data->fsp_ctrl, config->fsp_port, value, mask); in gpio_rz_port_clear_bits_raw()
282 err = config->fsp_api->portWrite(data->fsp_ctrl, config->fsp_port, value, in gpio_rz_port_toggle_bits()
597 .fsp_ctrl = &g_ioport_##inst##_ctrl, \