Home
last modified time | relevance | path

Searched refs:fsp_ctrl (Results 1 – 3 of 3) sorted by relevance

/Zephyr-latest/drivers/serial/
Duart_renesas_rz_scif.c23 scif_uart_instance_ctrl_t *fsp_ctrl; member
29 R_SCIFA0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_scif_poll_in()
43 R_SCIFA0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_scif_poll_out()
57 R_SCIFA0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_scif_err_check()
89 fsp_err = R_SCIF_UART_BaudCalculate(data->fsp_ctrl, uart_config->baudrate, false, 5000, in uart_rz_scif_apply_config()
172 fsp_err = config->fsp_api->close(data->fsp_ctrl); in uart_rz_scif_configure()
177 fsp_err = config->fsp_api->open(data->fsp_ctrl, data->fsp_cfg); in uart_rz_scif_configure()
182 R_SCIFA0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_scif_configure()
228 config->fsp_api->open(data->fsp_ctrl, data->fsp_cfg); in uart_rz_scif_init()
230 R_SCIFA0_Type *reg = data->fsp_ctrl->p_reg; in uart_rz_scif_init()
[all …]
/Zephyr-latest/drivers/pwm/
Dpwm_renesas_ra.c39 gpt_instance_ctrl_t fsp_ctrl; member
142 if ((data->fsp_ctrl.variant == TIMER_VARIANT_16_BIT && period_cycles > UINT16_MAX) || in pwm_renesas_ra_set_cycles()
143 (data->fsp_ctrl.variant == TIMER_VARIANT_32_BIT && period_cycles > UINT32_MAX)) { in pwm_renesas_ra_set_cycles()
158 pwm_renesas_ra_apply_gtior_config(&data->fsp_ctrl, &data->fsp_cfg); in pwm_renesas_ra_set_cycles()
161 err = R_GPT_Stop(&data->fsp_ctrl); in pwm_renesas_ra_set_cycles()
167 err = R_GPT_PeriodSet(&data->fsp_ctrl, period_cycles); in pwm_renesas_ra_set_cycles()
173 err = R_GPT_DutyCycleSet(&data->fsp_ctrl, pulse, pin); in pwm_renesas_ra_set_cycles()
179 err = R_GPT_Start(&data->fsp_ctrl); in pwm_renesas_ra_set_cycles()
202 err = R_GPT_InfoGet(&data->fsp_ctrl, &info); in pwm_renesas_ra_get_cycles_per_sec()
334 err = R_GPT_Enable(&data->fsp_ctrl); in pwm_renesas_ra_enable_capture()
[all …]
/Zephyr-latest/drivers/gpio/
Dgpio_renesas_rz.c37 ioport_instance_ctrl_t *fsp_ctrl; member
158 err = config->fsp_api->pinCfg(data->fsp_ctrl, port_pin, ioport_config_data); in gpio_rz_pin_configure()
172 err = config->fsp_api->portRead(data->fsp_ctrl, config->fsp_port, &port_value); in gpio_rz_port_get_raw()
189 err = config->fsp_api->portWrite(data->fsp_ctrl, config->fsp_port, port_value, port_mask); in gpio_rz_port_set_masked_raw()
204 err = config->fsp_api->portWrite(data->fsp_ctrl, config->fsp_port, value, mask); in gpio_rz_port_set_bits_raw()
219 err = config->fsp_api->portWrite(data->fsp_ctrl, config->fsp_port, value, mask); in gpio_rz_port_clear_bits_raw()
246 err = config->fsp_api->portWrite(data->fsp_ctrl, config->fsp_port, value, in gpio_rz_port_toggle_bits()
497 .fsp_ctrl = &g_ioport_##inst##_ctrl, \