Searched refs:dt_addr (Results 1 – 10 of 10) sorted by relevance
/Zephyr-latest/drivers/retained_mem/ |
D | retained_mem_nrf_ram_ctrl.c | 14 {.dt_addr = DT_REG_ADDR(DT_PARENT(node_id)),\ 18 uintptr_t dt_addr; member 32 nrfx_ram_ctrl_retention_enable_set((void *)rmr->dt_addr, rmr->dt_size, true); in z_nrf_retained_mem_retention_apply()
|
/Zephyr-latest/tests/subsys/mem_mgmt/mem_attr_heap/src/ |
D | main.c | 48 zassert_equal(region->dt_addr, ADDR_MEM_CACHE_SW, in ZTEST() 62 zassert_equal(region->dt_addr, ADDR_MEM_NON_CACHE_SW, in ZTEST() 76 zassert_equal(region->dt_addr, ADDR_MEM_DMA_SW, in ZTEST() 90 zassert_equal(region->dt_addr, ADDR_MEM_CACHE_DMA_SW, in ZTEST() 111 zassert_equal(region->dt_addr, ADDR_MEM_CACHE_BIG_SW, in ZTEST()
|
/Zephyr-latest/subsys/mem_mgmt/ |
D | mem_attr.c | 13 .dt_addr = DT_REG_ADDR(node_id), \ 48 size_t region_end = region->dt_addr + region->dt_size; in mem_attr_check_buf() 51 if ((addr >= region->dt_addr) && (addr < region_end)) { in mem_attr_check_buf()
|
D | mem_attr_heap.c | 99 sys_heap_init(h, (void *) region->dt_addr, region->dt_size); in ma_heap_add()
|
/Zephyr-latest/soc/nordic/common/ |
D | dmm.c | 23 {.dt_addr = DT_REG_ADDR(node_id), \ 37 uintptr_t dt_addr; member 63 if (dh->region->dt_addr == (uintptr_t)region) { in dmm_heap_find() 87 if (!is_buffer_within_region(addr, user_length, region->dt_addr, region->dt_size)) { in is_user_buffer_correctly_preallocated() 111 return (dh->region->dt_size - (dmm_heap_start_get(dh) - dh->region->dt_addr)); in dmm_heap_size_get()
|
/Zephyr-latest/tests/subsys/mem_mgmt/mem_attr/src/ |
D | main.c | 24 zassert_equal(region[idx].dt_addr, 0x10000000, "Wrong region address"); in ZTEST() 32 zassert_equal(region[idx].dt_addr, 0x20000000, "Wrong region address"); in ZTEST()
|
/Zephyr-latest/include/zephyr/mem_mgmt/ |
D | mem_attr.h | 60 uintptr_t dt_addr; member
|
/Zephyr-latest/arch/arm/core/mpu/ |
D | nxp_mpu.c | 150 .base = (reg).dt_addr, \ 151 .end = (reg).dt_addr + (reg).dt_size, \
|
D | arm_mpu.c | 92 (reg).dt_addr, \
|
/Zephyr-latest/arch/arm64/core/cortex_r/ |
D | arm_mpu.c | 195 .base = (reg).dt_addr, \ 196 .limit = (reg).dt_addr + (reg).dt_size, \
|