Searched refs:csr_set (Results 1 – 8 of 8) sorted by relevance
| /Zephyr-latest/arch/riscv/core/ |
| D | fpu.c | 88 csr_set(mstatus, MSTATUS_FS_INIT); in z_riscv_fpu_load()
115 csr_set(mstatus, MSTATUS_FS_CLEAN); in arch_flush_local_fpu()
316 csr_set(mstatus, _current_cpu->arch.fpu_state); in z_riscv_fpu_thread_context_switch()
|
| D | pmp.c | 396 csr_set(mstatus, MSTATUS_MPRV); in z_riscv_pmp_init()
527 csr_set(mstatus, MSTATUS_MPRV); in z_riscv_pmp_stackguard_enable()
|
| /Zephyr-latest/drivers/cache/ |
| D | cache_andes.c | 214 csr_set(NDS_MCACHE_CTL, MCACHE_CTL_DC_COHEN); in cache_data_enable()
225 csr_set(NDS_MCACHE_CTL, MCACHE_CTL_DC_EN); in cache_data_enable()
273 csr_set(NDS_MCACHE_CTL, MCACHE_CTL_IC_EN); in cache_instr_enable()
576 csr_set(NDS_MCACHE_CTL, MCACHE_CTL_CCTL_SUEN); in andes_cache_init()
|
| /Zephyr-latest/include/zephyr/arch/riscv/ |
| D | csr.h | 211 #define csr_set(csr, val) \ macro
|
| /Zephyr-latest/drivers/interrupt_controller/ |
| D | intc_ite_it8xxx2_v2.c | 241 csr_set(mie, MIP_MEIP); in soc_interrupt_init()
|
| D | intc_ite_it8xxx2.c | 283 csr_set(mie, MIP_MEIP); in soc_interrupt_init()
|
| /Zephyr-latest/soc/ite/ec/it8xxx2/ |
| D | soc.c | 344 csr_set(mie, MIP_MEIP); in riscv_idle()
|
| /Zephyr-latest/tests/arch/riscv/fpu_sharing/src/ |
| D | main.c | 273 csr_set(mstatus, MSTATUS_IEN); in exception_context()
|
