Home
last modified time | relevance | path

Searched refs:XTENSA_MMU_CACHED_WB (Results 1 – 5 of 5) sorted by relevance

/Zephyr-latest/soc/intel/intel_adsp/ace/
Dmmu_ace30.c34 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
46 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
77 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
99 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
106 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
112 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
118 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
/Zephyr-latest/soc/cdns/dc233c/
Dmmu.c19 .attrs = XTENSA_MMU_PERM_X | XTENSA_MMU_CACHED_WB | XTENSA_MMU_MAP_SHARED,
30 .attrs = XTENSA_MMU_PERM_X | XTENSA_MMU_CACHED_WB,
/Zephyr-latest/include/zephyr/arch/xtensa/
Dxtensa_mmu.h33 #define XTENSA_MMU_CACHED_WB BIT(2) macro
/Zephyr-latest/arch/xtensa/core/
Dptables.c127 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
139 .attrs = XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB,
148 .attrs = XTENSA_MMU_PERM_X | XTENSA_MMU_CACHED_WB | XTENSA_MMU_MAP_SHARED,
155 .attrs = XTENSA_MMU_CACHED_WB | XTENSA_MMU_MAP_SHARED,
259 attrs | XTENSA_MMU_CACHED_WB); in map_memory()
426 flags = flags_uc | XTENSA_MMU_CACHED_WB; in __arch_mem_map()
491 xtensa_flags |= XTENSA_MMU_CACHED_WB; in arch_mem_map()
896 new_flags = new_flags_uc | XTENSA_MMU_CACHED_WB; in update_region()
933 XTENSA_MMU_USER_RING, XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB, 0); in xtensa_user_stack_perms()
984 XTENSA_MMU_PERM_W | XTENSA_MMU_CACHED_WB, in arch_mem_domain_thread_add()
/Zephyr-latest/arch/xtensa/include/
Dxtensa_mmu_priv.h118 #define XTENSA_MMU_PAGE_TABLE_ATTR XTENSA_MMU_CACHED_WB