Home
last modified time | relevance | path

Searched refs:STM32_PLL3_P_ENABLED (Results 1 – 4 of 4) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_h5.c138 ((src_clk == STM32_SRC_PLL3_P) && IS_ENABLED(STM32_PLL3_P_ENABLED)) || in enabled_clock()
589 if (IS_ENABLED(STM32_PLL3_P_ENABLED)) { in set_up_plls()
Dclock_stm32_ll_u5.c144 ((src_clk == STM32_SRC_PLL3_P) && IS_ENABLED(STM32_PLL3_P_ENABLED)) || in enabled_clock()
676 if (IS_ENABLED(STM32_PLL3_P_ENABLED)) { in set_up_plls()
Dclock_stm32_ll_h7.c375 ((src_clk == STM32_SRC_PLL3_P) && IS_ENABLED(STM32_PLL3_P_ENABLED)) ||
953 if (IS_ENABLED(STM32_PLL3_P_ENABLED)) {
/Zephyr-latest/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h219 #define STM32_PLL3_P_ENABLED DT_NODE_HAS_PROP(DT_NODELABEL(pll3), div_p) macro