Home
last modified time | relevance | path

Searched refs:STM32_HSE_ENABLED (Results 1 – 9 of 9) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_wba.c52 ((src_clk == STM32_SRC_HSE) && IS_ENABLED(STM32_HSE_ENABLED)) || in enabled_clock()
260 #if defined(STM32_HSE_ENABLED) in stm32_clock_control_get_subsys_rate()
367 if (IS_ENABLED(STM32_HSE_ENABLED)) { in stm32_clock_switch_to_hsi()
446 if (IS_ENABLED(STM32_HSE_ENABLED)) { in set_up_fixed_clock_sources()
Dclock_stm32_ll_h5.c126 ((src_clk == STM32_SRC_HSE) && IS_ENABLED(STM32_HSE_ENABLED)) || in enabled_clock()
261 #if defined(STM32_HSE_ENABLED) in stm32_clock_control_get_subsys_rate()
619 if (IS_ENABLED(STM32_HSE_ENABLED)) { in set_up_fixed_clock_sources()
Dclock_stm32_ll_u5.c131 ((src_clk == STM32_SRC_HSE) && IS_ENABLED(STM32_HSE_ENABLED)) || in enabled_clock()
276 #if defined(STM32_HSE_ENABLED) in stm32_clock_control_get_subsys_rate()
705 if (IS_ENABLED(STM32_HSE_ENABLED)) { in set_up_fixed_clock_sources()
Dclock_stm32_ll_wb0.c545 if (IS_ENABLED(STM32_HSE_ENABLED)) { in set_up_fixed_clock_sources()
745 BUILD_ASSERT(IS_ENABLED(STM32_HSE_ENABLED), in stm32_clock_control_init()
Dclock_stm32_ll_h7.c363 ((src_clk == STM32_SRC_HSE) && IS_ENABLED(STM32_HSE_ENABLED)) ||
528 #if defined(STM32_HSE_ENABLED)
667 if (IS_ENABLED(STM32_HSE_ENABLED)) {
Dclock_stm32_ll_common.c135 if (!IS_ENABLED(STM32_HSE_ENABLED)) { in enabled_clock()
635 if (IS_ENABLED(STM32_HSE_ENABLED)) { in set_up_fixed_clock_sources()
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_core/src/
Dtest_stm32_clock_configuration.c80 #if STM32_HSE_ENABLED
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_core/src/
Dtest_stm32_clock_configuration.c109 #if STM32_HSE_ENABLED
/Zephyr-latest/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h401 #define STM32_HSE_ENABLED 1 macro
404 #define STM32_HSE_ENABLED 1 macro
409 #define STM32_HSE_ENABLED 1 macro
414 #define STM32_HSE_ENABLED 1 macro