Home
last modified time | relevance | path

Searched refs:STM32_CLOCK_BUS_AHB2 (Results 1 – 25 of 26) sorted by relevance

12

/Zephyr-latest/drivers/gpio/
Dgpio_stm32.h144 #define STM32_CLOCK_BUS_GPIO STM32_CLOCK_BUS_AHB2
155 #define STM32_CLOCK_BUS_GPIO STM32_CLOCK_BUS_AHB2
178 #define STM32_CLOCK_BUS_GPIO STM32_CLOCK_BUS_AHB2
186 #define STM32_CLOCK_BUS_GPIO STM32_CLOCK_BUS_AHB2
195 #define STM32_CLOCK_BUS_GPIO STM32_CLOCK_BUS_AHB2
/Zephyr-latest/include/zephyr/dt-bindings/clock/
Dstm32_clock.h11 #define STM32_CLOCK_BUS_AHB2 1 macro
Dstm32f4_clock.h15 #define STM32_CLOCK_BUS_AHB2 0x034 macro
Dstm32wb_clock.h13 #define STM32_CLOCK_BUS_AHB2 0x04c macro
Dstm32wl_clock.h13 #define STM32_CLOCK_BUS_AHB2 0x04c macro
Dstm32wba_clock.h37 #define STM32_CLOCK_BUS_AHB2 0x08C macro
Dstm32g4_clock.h13 #define STM32_CLOCK_BUS_AHB2 0x04c macro
Dstm32f7_clock.h15 #define STM32_CLOCK_BUS_AHB2 0x034 macro
Dstm32l4_clock.h13 #define STM32_CLOCK_BUS_AHB2 0x04c macro
Dstm32h7rs_clock.h45 #define STM32_CLOCK_BUS_AHB2 0x13C macro
Dstm32h7_clock.h44 #define STM32_CLOCK_BUS_AHB2 0x0DC macro
Dstm32u5_clock.h44 #define STM32_CLOCK_BUS_AHB2 0x08C macro
Dstm32h5_clock.h44 #define STM32_CLOCK_BUS_AHB2 0x08C macro
/Zephyr-latest/samples/subsys/usb/shell/
Dnucleo_f413zh_dwc2.overlay16 clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000080>,
/Zephyr-latest/samples/subsys/usb/cdc_acm/
Dnucleo_f413zh_dwc2.overlay16 clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000080>,
/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_mp1.c40 case STM32_CLOCK_BUS_AHB2: in stm32_clock_control_on()
91 case STM32_CLOCK_BUS_AHB2: in stm32_clock_control_off()
299 case STM32_CLOCK_BUS_AHB2: in stm32_clock_control_get_subsys_rate()
Dclock_stm32_ll_common.c368 #if defined(STM32_CLOCK_BUS_AHB2) in stm32_clock_control_get_subsys_rate()
369 case STM32_CLOCK_BUS_AHB2: in stm32_clock_control_get_subsys_rate()
Dclock_stm32_ll_wba.c200 case STM32_CLOCK_BUS_AHB2: in stm32_clock_control_get_subsys_rate()
Dclock_stm32_ll_h5.c230 case STM32_CLOCK_BUS_AHB2: in stm32_clock_control_get_subsys_rate()
Dclock_stm32_ll_u5.c238 case STM32_CLOCK_BUS_AHB2: in stm32_clock_control_get_subsys_rate()
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/boards/
Dg4_i2c1_hsi_adc1_pllp.overlay71 clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00002000>,
/Zephyr-latest/boards/st/nucleo_h533re/
Dnucleo_h533re.dts131 clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000400>,
/Zephyr-latest/boards/st/nucleo_g431rb/
Dnucleo_g431rb.dts96 clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x04000000>,
/Zephyr-latest/boards/st/nucleo_h563zi/
Dnucleo_h563zi-common.dtsi155 clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000400>,
/Zephyr-latest/boards/st/stm32h573i_dk/
Dstm32h573i_dk.dts240 clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000400>,

12