Home
last modified time | relevance | path

Searched refs:SET_BIT (Results 1 – 8 of 8) sorted by relevance

/Zephyr-latest/drivers/sensor/st/stm32_digi_temp/
Dstm32_digi_temp.c57 SET_BIT(dts->ICIFR, DTS_ICIFR_TS1_CITEF); in stm32_digi_temp_isr()
81 SET_BIT(dts->CFGR1, DTS_CFGR1_TS1_START); in stm32_digi_temp_sample_fetch()
144 SET_BIT(dts->CFGR1, DTS_CFGR1_TS1_EN); in stm32_digi_temp_enable()
147 SET_BIT(dts->ITENR, DTS_ITENR_TS1_ITEEN); in stm32_digi_temp_enable()
/Zephyr-latest/drivers/dma/
Ddma_dw_common.h19 #define SET_BIT(b, x) (((x) & 1) << (b)) macro
118 #define DW_CTLL_SMS(x) SET_BIT(25, x)
119 #define DW_CTLL_DMS(x) SET_BIT(23, x)
145 #define DW_CTLH_DONE(x) SET_BIT(17, x)
/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_u5.c626 SET_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN); in set_up_plls()
631 SET_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2QEN); in set_up_plls()
636 SET_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2REN); in set_up_plls()
678 SET_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3PEN); in set_up_plls()
683 SET_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3QEN); in set_up_plls()
688 SET_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3REN); in set_up_plls()
Dclock_stm32_ll_common.c76 #define RCC_PLLP_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN)
81 #define RCC_PLLQ_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN)
/Zephyr-latest/drivers/ethernet/dwc_xgmac/
Deth_dwc_xgmac.c482 CORE_MAC_PACKET_FILTER_RA_SET(SET_BIT) | CORE_MAC_PACKET_FILTER_PM_SET(SET_BIT); in dwxgmac_mac_init()
485 CORE_MAC_PACKET_FILTER_IPFE_SET(SET_BIT) | in dwxgmac_mac_init()
487 CORE_MAC_PACKET_FILTER_HPF_SET(SET_BIT) | CORE_MAC_PACKET_FILTER_HMC_SET(SET_BIT) | in dwxgmac_mac_init()
488 CORE_MAC_PACKET_FILTER_HUC_SET(SET_BIT); in dwxgmac_mac_init()
501 reg_val = CORE_MAC_TX_CONFIGURATION_JD_SET(SET_BIT); in dwxgmac_mac_init()
509 reg_val = CORE_MAC_RX_CONFIGURATION_GPSLCE_SET(SET_BIT) | in dwxgmac_mac_init()
511 CORE_MAC_RX_CONFIGURATION_IPC_SET(SET_BIT) | in dwxgmac_mac_init()
513 CORE_MAC_RX_CONFIGURATION_WD_SET(SET_BIT) | in dwxgmac_mac_init()
Deth_dwc_xgmac_priv.h18 #define SET_BIT 1 macro
/Zephyr-latest/drivers/usb_c/tcpc/
Ducpd_stm32.c388 SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS); in dead_battery()
/Zephyr-latest/drivers/adc/
Dadc_stm32.c513 SET_BIT(adc->CALFACT, ADC_CALFACT_LATCH_COEF); in adc_stm32_calibration_start()