Home
last modified time | relevance | path

Searched refs:MSS_QSPI_REG_STATUS (Results 1 – 1 of 1) sorted by relevance

/Zephyr-latest/drivers/spi/
Dspi_mchp_mss_qspi.c24 #define MSS_QSPI_REG_STATUS (0x10) macro
150 while (mss_qspi_read(s, MSS_QSPI_REG_STATUS) & MSS_QSPI_STATUS_TXFIFOFULL) { in mss_qspi_transmit_x8()
171 while (mss_qspi_read(s, MSS_QSPI_REG_STATUS) & MSS_QSPI_STATUS_TXFIFOFULL) { in mss_qspi_transmit_x32()
193 while ((mss_qspi_read(s, MSS_QSPI_REG_STATUS) & MSS_QSPI_STATUS_RXFIFOEMPTY)) { in mss_qspi_receive_x32()
215 while (mss_qspi_read(s, MSS_QSPI_REG_STATUS) & MSS_QSPI_STATUS_RXFIFOEMPTY) { in mss_qspi_receive_x8()
333 while (mss_qspi_read(s, MSS_QSPI_REG_STATUS) & in mss_qspi_receive()
432 int intfield = mss_qspi_read(cfg, MSS_QSPI_REG_STATUS); in mss_qspi_interrupt()
440 mss_qspi_write(cfg, MSS_QSPI_IEN_TXDONE, MSS_QSPI_REG_STATUS); in mss_qspi_interrupt()
444 mss_qspi_write(cfg, MSS_QSPI_IEN_RXAVAILABLE, MSS_QSPI_REG_STATUS); in mss_qspi_interrupt()
449 mss_qspi_write(cfg, MSS_QSPI_IEN_RXDONE, MSS_QSPI_REG_STATUS); in mss_qspi_interrupt()
[all …]