Home
last modified time | relevance | path

Searched refs:MCUX_IMX_BIAS_PULL_UP_SHIFT (Results 1 – 12 of 12) sorted by relevance

/Zephyr-latest/soc/nxp/imx/imx7d/
Dpinctrl_soc.h21 #define MCUX_IMX_BIAS_PULL_UP_SHIFT 5 macro
32 << MCUX_IMX_BIAS_PULL_UP_SHIFT) |) \
42 << MCUX_IMX_BIAS_PULL_UP_SHIFT) |) \
/Zephyr-latest/soc/nxp/imx/imx8m/m7/
Dpinctrl_soc.h19 #define MCUX_IMX_BIAS_PULL_UP_SHIFT IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT macro
29 (DT_PROP(node_id, bias_pull_up) << MCUX_IMX_BIAS_PULL_UP_SHIFT) | \
/Zephyr-latest/soc/nxp/imx/imx9/imx93/
Dpinctrl_soc.h21 #define MCUX_IMX_BIAS_PULL_UP_SHIFT IOMUXC1_SW_PAD_CTL_PAD_PU_SHIFT macro
31 (DT_PROP(node_id, bias_pull_up) << MCUX_IMX_BIAS_PULL_UP_SHIFT) | \
/Zephyr-latest/soc/nxp/imx/imx8m/a53/
Dpinctrl_soc.h19 #define MCUX_IMX_BIAS_PULL_UP_SHIFT IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT macro
29 (DT_PROP(node_id, bias_pull_up) << MCUX_IMX_BIAS_PULL_UP_SHIFT) | \
/Zephyr-latest/soc/nxp/imx/imx8m/adsp/
Dpinctrl_soc.h19 #define MCUX_IMX_BIAS_PULL_UP_SHIFT IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT macro
29 (DT_PROP(node_id, bias_pull_up) << MCUX_IMX_BIAS_PULL_UP_SHIFT) | \
/Zephyr-latest/soc/nxp/imx/imx8m/m4_mini/
Dpinctrl_soc.h19 #define MCUX_IMX_BIAS_PULL_UP_SHIFT IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT macro
29 (DT_PROP(node_id, bias_pull_up) << MCUX_IMX_BIAS_PULL_UP_SHIFT) | \
/Zephyr-latest/soc/nxp/imx/imx8m/m4_quad/
Dpinctrl_soc.h20 #define MCUX_IMX_BIAS_PULL_UP_SHIFT IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT macro
30 (DT_PROP(node_id, bias_pull_up) << MCUX_IMX_BIAS_PULL_UP_SHIFT) | \
/Zephyr-latest/soc/nxp/imx/imx6sx/
Dpinctrl_soc.h23 #define MCUX_IMX_BIAS_PULL_UP_SHIFT 14 macro
36 << MCUX_IMX_BIAS_PULL_UP_SHIFT) |) \
/Zephyr-latest/soc/nxp/imxrt/imxrt10xx/
Dpinctrl_soc.h20 #define MCUX_IMX_BIAS_PULL_UP_SHIFT IOMUXC_SW_PAD_CTL_PAD_PUS_SHIFT macro
33 << MCUX_IMX_BIAS_PULL_UP_SHIFT) |) \
/Zephyr-latest/drivers/gpio/
Dgpio_mcux_rgpio.c119 reg |= (0x1 << MCUX_IMX_BIAS_PULL_UP_SHIFT); in mcux_rgpio_configure()
123 reg &= ~(0x1 << MCUX_IMX_BIAS_PULL_UP_SHIFT); in mcux_rgpio_configure()
128 (0x1 << MCUX_IMX_BIAS_PULL_UP_SHIFT)); in mcux_rgpio_configure()
Dgpio_mcux_igpio.c171 reg |= (0x1 << MCUX_IMX_BIAS_PULL_UP_SHIFT); in mcux_igpio_configure()
187 reg |= (0x1 << MCUX_IMX_BIAS_PULL_UP_SHIFT); in mcux_igpio_configure()
189 reg &= ~(0x1 << MCUX_IMX_BIAS_PULL_UP_SHIFT); in mcux_igpio_configure()
Dgpio_imx.c71 reg |= BIT(MCUX_IMX_BIAS_PULL_UP_SHIFT); in imx_gpio_configure()
73 reg &= ~BIT(MCUX_IMX_BIAS_PULL_UP_SHIFT); in imx_gpio_configure()