Home
last modified time | relevance | path

Searched refs:LPUART1_SEL (Results 1 – 16 of 16) sorted by relevance

/Zephyr-latest/include/zephyr/dt-bindings/clock/
Dstm32wb0_clock.h39 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 13, CFGR_REG) macro
Dstm32l0_clock.h44 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR_REG) macro
Dstm32wb_clock.h53 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR_REG) macro
Dstm32wl_clock.h52 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR_REG) macro
Dstm32u0_clock.h51 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR_REG) macro
Dstm32g4_clock.h56 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR_REG) macro
Dstm32g0_clock.h52 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR_REG) macro
Dstm32wba_clock.h67 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 0, CCIPR3_REG) macro
Dstm32l4_clock.h57 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR_REG) macro
Dstm32h7rs_clock.h99 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 7, 0, D4CCIPR_REG) macro
Dstm32h7_clock.h100 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 7, 0, D3CCIPR_REG) macro
Dstm32u5_clock.h99 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 7, 0, CCIPR3_REG) macro
Dstm32h5_clock.h98 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 7, 24, CCIPR3_REG) macro
Dstm32n6_clock.h151 #define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 7, 8, CCIPR14_REG) macro
/Zephyr-latest/samples/boards/st/power_mgmt/serial_wakeup/boards/
Dnucleo_wl55jc.overlay11 <&rcc STM32_SRC_LSE LPUART1_SEL(3)>;
Dstm32l562e_dk.overlay24 <&rcc STM32_SRC_LSE LPUART1_SEL(3)>;