Home
last modified time | relevance | path

Searched refs:I2C3_SEL (Results 1 – 12 of 12) sorted by relevance

/Zephyr-latest/include/zephyr/dt-bindings/clock/
Dstm32l0_clock.h74 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 16, CCIPR_REG) macro
Dstm32wb_clock.h83 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 16, CCIPR_REG) macro
Dstm32wl_clock.h83 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 16, CCIPR_REG) macro
Dstm32u0_clock.h81 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 16, CCIPR_REG) macro
Dstm32wba_clock.h98 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 6, CCIPR3_REG) macro
Dstm32f3_clock.h78 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 6, CFGR3_REG) macro
Dstm32g4_clock.h87 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 16, CCIPR_REG) macro
Dstm32f7_clock.h112 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 20, DCKCFGR2_REG) macro
Dstm32l4_clock.h88 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 16, CCIPR_REG) macro
Dstm32u5_clock.h129 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 6, CCIPR3_REG) macro
Dstm32h5_clock.h136 #define I2C3_SEL(val) STM32_DOMAIN_CLOCK(val, 3, 20, CCIPR4_REG) macro
/Zephyr-latest/dts/arm/st/f3/
Dstm32f302.dtsi45 <&rcc STM32_SRC_SYSCLK I2C3_SEL(1)>;