Searched refs:GD32_RESET_TIMER20 (Results 1 – 2 of 2) sorted by relevance
68 #define GD32_RESET_TIMER20 GD32_RESET_CONFIG(APB2RST, 21U) macro
382 resets = <&rctl GD32_RESET_TIMER20>;