Home
last modified time | relevance | path

Searched refs:DT_INST_PROP_OR (Results 1 – 25 of 168) sorted by relevance

1234567

/Zephyr-latest/drivers/gpio/
Dgpio_xlnx_axi.c388 IF_ENABLED(UTIL_AND(DT_INST_PROP_OR(n, xlnx_is_dual, 1), \
394 .dout = DT_INST_PROP_OR(n, xlnx_dout_default_2, 0), \
395 .tri = DT_INST_PROP_OR(n, xlnx_tri_default_2, GENMASK(MAX_GPIOS - 1, 0)), \
402 DT_INST_PROP_OR(n, xlnx_gpio2_width, MAX_GPIOS)), \
406 .all_inputs = DT_INST_PROP_OR(n, xlnx_all_inputs_2, 0), \
407 .all_outputs = DT_INST_PROP_OR(n, xlnx_all_outputs_2, 0), \
421 .dout = DT_INST_PROP_OR(n, xlnx_dout_default, 0), \
422 .tri = DT_INST_PROP_OR(n, xlnx_tri_default, GENMASK(MAX_GPIOS - 1, 0)), \
424 DT_INST_PROP_OR(n, xlnx_is_dual, 1)), \
432 DT_INST_PROP_OR(n, xlnx_gpio_width, MAX_GPIOS)), \
[all …]
/Zephyr-latest/drivers/input/
Dinput_pat912x.c328 BUILD_ASSERT(IN_RANGE(DT_INST_PROP_OR(n, res_x_cpi, 0), 0, RES_MAX), \
330 BUILD_ASSERT(IN_RANGE(DT_INST_PROP_OR(n, res_y_cpi, 0), 0, RES_MAX), \
339 .axis_x = DT_INST_PROP_OR(n, zephyr_axis_x, -1), \
340 .axis_y = DT_INST_PROP_OR(n, zephyr_axis_y, -1), \
341 .res_x_cpi = DT_INST_PROP_OR(n, res_x_cpi, -1), \
342 .res_y_cpi = DT_INST_PROP_OR(n, res_y_cpi, -1), \
Dinput_stmpe811.c525 BUILD_ASSERT(DT_INST_PROP_OR(index, raw_x_max, 4096) > \
526 DT_INST_PROP_OR(index, raw_x_min, 0), \
528 BUILD_ASSERT(DT_INST_PROP_OR(index, raw_y_max, 4096) > \
529 DT_INST_PROP_OR(index, raw_y_min, 0), \
537 .raw_x_min = DT_INST_PROP_OR(index, raw_x_min, 0), \
538 .raw_y_min = DT_INST_PROP_OR(index, raw_y_min, 0), \
539 .raw_x_max = DT_INST_PROP_OR(index, raw_x_max, 4096), \
540 .raw_y_max = DT_INST_PROP_OR(index, raw_y_max, 4096), \
/Zephyr-latest/drivers/dma/
Ddma_emul.c559 DT_INST_PROP_OR(_inst, dma_channel_mask, \
562 ? BIT_MASK(DT_INST_PROP_OR(_inst, dma_channels, 0)) \
567 DT_INST_PROP_OR(_inst, dma_channels, \
569 ? POPCOUNT(DT_INST_PROP_OR(_inst, dma_channel_mask, 0)) \
572 #define DMA_EMUL_INST_NUM_REQUESTS(_inst) DT_INST_PROP_OR(_inst, dma_requests, 1)
594 .addr_align = DT_INST_PROP_OR(_inst, dma_buf_addr_alignment, 1), \
595 .size_align = DT_INST_PROP_OR(_inst, dma_buf_size_alignment, 1), \
596 .copy_align = DT_INST_PROP_OR(_inst, dma_copy_alignment, 1), \
599 .work_q_priority = DT_INST_PROP_OR(_inst, priority, 0), \
605 DT_INST_PROP_OR(_inst, dma_channels, 0)); \
/Zephyr-latest/subsys/ipc/ipc_service/backends/
Dipc_icmsg.c66 DT_INST_PROP_OR(i, dcache_alignment, 0)); \
70 DT_INST_PROP_OR(i, dcache_alignment, 0)); \
/Zephyr-latest/drivers/display/
Ddisplay_stm32_ltdc.c579 DT_INST_PROP_OR(inst, def_back_color_red, 0xFF), \
581 DT_INST_PROP_OR(inst, def_back_color_green, 0xFF), \
583 DT_INST_PROP_OR(inst, def_back_color_blue, 0xFF), \
586 .WindowX0 = DT_INST_PROP_OR(inst, window0_x0, 0), \
587 .WindowX1 = DT_INST_PROP_OR(inst, window0_x1, \
589 .WindowY0 = DT_INST_PROP_OR(inst, window0_y0, 0), \
590 .WindowY1 = DT_INST_PROP_OR(inst, window0_y1, \
601 DT_INST_PROP_OR(inst, def_back_color_red, 0xFF), \
603 DT_INST_PROP_OR(inst, def_back_color_green, 0xFF), \
605 DT_INST_PROP_OR(inst, def_back_color_blue, 0xFF), \
/Zephyr-latest/drivers/regulator/
Dregulator_fixed.c107 BUILD_ASSERT(DT_INST_PROP_OR(inst, regulator_min_microvolt, 0) == \
108 DT_INST_PROP_OR(inst, regulator_max_microvolt, 0), \
/Zephyr-latest/drivers/clock_control/
Dclock_control_mchp_xec.c1065 (enum pll_clk32k_src)DT_INST_PROP_OR(i, pll_32k_src, PLL_CLK32K_SRC_SO)
1068 (enum periph_clk32k_src)DT_INST_PROP_OR(0, periph_32k_src, PERIPH_CLK32K_SRC_SO_SO)
1077 (uint16_t)DT_INST_PROP_OR(0, xtal_enable_delay_ms, XEC_CC_XTAL_EN_DELAY_MS_DFLT),
1079 (uint16_t)DT_INST_PROP_OR(0, pll_lock_timeout_ms, XEC_CC_DFLT_PLL_LOCK_WAIT_MS),
1080 .period_min = (uint16_t)DT_INST_PROP_OR(0, clk32kmon_period_min, CNT32K_TMIN),
1081 .period_max = (uint16_t)DT_INST_PROP_OR(0, clk32kmon_period_max, CNT32K_TMAX),
1082 .core_clk_div = (uint8_t)DT_INST_PROP_OR(0, core_clk_div, CONFIG_SOC_MEC_PROC_CLK_DIV),
1083 .xtal_se = (uint8_t)DT_INST_PROP_OR(0, xtal_single_ended, 0),
1084 .max_dc_va = (uint8_t)DT_INST_PROP_OR(0, clk32kmon_duty_cycle_var_max, CNT32K_DUTY_MAX),
1085 .min_valid = (uint8_t)DT_INST_PROP_OR(0, clk32kmon_valid_min, CNT32K_VAL_MIN),
[all …]
Dclock_control_numaker_scc.c155 .clk_pclkdiv = DT_INST_PROP_OR(inst, clk_pclkdiv, 0), \
156 .core_clock = DT_INST_PROP_OR(inst, core_clock, 0), \
/Zephyr-latest/drivers/dai/nxp/sai/
Dsai.h94 DT_INST_PROP_OR(inst, tx_fifo_watermark,\
102 DT_INST_PROP_OR(inst, rx_fifo_watermark,\
119 DT_INST_PROP_OR(inst, fifo_depth, _SAI_FIFO_DEPTH(inst))
133 DT_INST_PROP_OR(inst, tx_sync_mode, kSAI_ModeAsync)
139 DT_INST_PROP_OR(inst, rx_sync_mode, kSAI_ModeAsync)
155 #define SAI_TX_DLINE_INDEX(inst) DT_INST_PROP_OR(inst, tx_dataline, 0)
158 #define SAI_RX_DLINE_INDEX(inst) DT_INST_PROP_OR(inst, rx_dataline, 0)
/Zephyr-latest/subsys/usb/device_next/class/
Dusbd_hid_macros.h95 COND_CODE_1(HID_MPS_LESS_65(DT_INST_PROP_OR(n, out_report_size, 0)), \
210 BUILD_ASSERT(USB_TPL_IS_VALID(DT_INST_PROP_OR(n, out_report_size, 0)), \
212 BUILD_ASSERT(USB_TPL_IS_VALID(DT_INST_PROP_OR(n, in_report_size, 0)), \
/Zephyr-latest/drivers/bluetooth/hci/
Dhci_da1453x.c41 k_sleep(K_MSEC(DT_INST_PROP_OR(0, reset_assert_duration_ms, 0))); in bt_hci_transport_setup()
Dh4_ifx_cyw43xxx.c214 uint32_t hci_operation_speed = DT_INST_PROP_OR(0, hci_operation_speed, default_uart_speed); in bt_h4_vnd_setup()
215 uint32_t fw_download_speed = DT_INST_PROP_OR(0, fw_download_speed, default_uart_speed); in bt_h4_vnd_setup()
/Zephyr-latest/drivers/sensor/adi/adltc2990/
Dadltc2990.c521 DT_INST_PROP_OR(inst, pins_v1_v2_current_resistor, 1), \
523 DT_INST_PROP_OR(inst, pin_v1_voltage_divider_resistors, NULL), \
525 DT_INST_PROP_OR(inst, pin_v2_voltage_divider_resistors, NULL), \
527 DT_INST_PROP_OR(inst, pins_v3_v4_current_resistor, 1), \
529 DT_INST_PROP_OR(inst, pin_v3_voltage_divider_resistors, NULL), \
531 DT_INST_PROP_OR(inst, pin_v4_voltage_divider_resistors, NULL)}; \
/Zephyr-latest/drivers/adc/
Dadc_max32.c321 .clock_divider = DT_INST_PROP_OR(_num, clock_divider, 1), \
322 .track_count = DT_INST_PROP_OR(_num, track_count, 0), \
323 .idle_count = DT_INST_PROP_OR(_num, idle_count, 0), \
327 DT_INST_PROP_OR(_num, clock_source, ADI_MAX32_PRPH_CLK_SRC_PCLK), \
/Zephyr-latest/drivers/flash/
Dsoc_flash_nrf_mram.c23 #define WRITE_BLOCK_SIZE DT_INST_PROP_OR(0, write_block_size, MRAM_WORD_SIZE)
24 #define ERASE_BLOCK_SIZE DT_INST_PROP_OR(0, erase_block_size, WRITE_BLOCK_SIZE)
/Zephyr-latest/drivers/spi/
Dspi_xec_qmspi_ldma.c1008 DT_INST_PROP_OR(i, dcsckon, 6), \
1009 DT_INST_PROP_OR(i, dckcsoff, 4), \
1010 DT_INST_PROP_OR(i, dldh, 6), \
1011 DT_INST_PROP_OR(i, dcsda, 6))
1014 DT_INST_PROP_OR(i, tctradj, 0), \
1015 DT_INST_PROP_OR(i, tsckadj, 0))
1059 .clock_freq = DT_INST_PROP_OR(i, clock_frequency, MHZ(12)), \
1060 .cs1_freq = DT_INST_PROP_OR(i, cs1_freq, 0), \
1068 .chip_sel = DT_INST_PROP_OR(i, chip_select, 0), \
1069 .width = DT_INST_PROP_OR(0, lines, 1), \
/Zephyr-latest/soc/st/stm32/common/
Dstm32_wkup_pins.c33 #define PWR_STM32_WKUP_PIN_SRCS_NB DT_INST_PROP_OR(0, wkup_pin_srcs, 1)
35 #define PWR_STM32_WKUP_PINS_POLARITY DT_INST_PROP_OR(0, wkup_pins_pol, 0)
37 #define PWR_STM32_WKUP_PINS_PUPD_CFG DT_INST_PROP_OR(0, wkup_pins_pupd, 0)
/Zephyr-latest/drivers/reset/
Dreset_rpi_pico.c151 .reg_width = DT_INST_PROP_OR(idx, reg_width, 4), \
152 .active_low = DT_INST_PROP_OR(idx, active_low, 0), \
/Zephyr-latest/drivers/sensor/nordic/npm1300_charger/
Dnpm1300_charger.c675 DT_INST_PROP_OR(n, term_warm_microvolt, DT_INST_PROP(n, term_microvolt)), \
688 .dietemp_thresholds = {DT_INST_PROP_OR(n, dietemp_stop_millidegrees, INT32_MAX), \
689 DT_INST_PROP_OR(n, dietemp_resume_millidegrees, \
691 .temp_thresholds = {DT_INST_PROP_OR(n, thermistor_cold_millidegrees, INT32_MAX), \
692 DT_INST_PROP_OR(n, thermistor_cool_millidegrees, INT32_MAX), \
693 DT_INST_PROP_OR(n, thermistor_warm_millidegrees, INT32_MAX), \
694 DT_INST_PROP_OR(n, thermistor_hot_millidegrees, INT32_MAX)}}; \
/Zephyr-latest/drivers/misc/renesas_ra_external_interrupt/
Drenesas_ra_external_interrupt.c146 .digital_filter = DT_INST_PROP_OR(index, renesas_digital_filtering, false), \
148 DT_INST_PROP_OR(index, renesas_sample_clock_div, 1)), \
/Zephyr-latest/drivers/mfd/
Dmfd_npm2100.c414 .pmic_int_pin = DT_INST_PROP_OR(inst, pmic_int_pin, 0), \
415 .pmic_int_flags = DT_INST_PROP_OR(inst, pmic_int_flags, 0), \
417 DT_INST_PROP_OR(inst, shiphold_flags, (GPIO_ACTIVE_LOW | GPIO_PULL_UP)), \
420 .shiphold_hibernate_wakeup = DT_INST_PROP_OR(inst, shiphold_hibernate_wakeup, 0), \
/Zephyr-latest/drivers/mipi_dbi/
Dmipi_dbi_smartbond.c44 DT_INST_PROP_OR(0, te_enable, 0)
103 da1469x_lcdc_te_set_status(true, DT_INST_PROP_OR(0, te_polarity, false)); in mipi_dbi_smartbond_send_single_frame()
414 da1469x_lcdc_te_set_status(false, DT_INST_PROP_OR(0, te_polarity, false)); in mipi_dbi_smartbond_configure()
435 da1469x_lcdc_te_set_status(false, DT_INST_PROP_OR(0, te_polarity, false)); in smartbond_mipi_dbi_isr()
/Zephyr-latest/drivers/dai/nxp/esai/
Desai.h38 DT_INST_PROP_OR(inst, fifo_depth, _ESAI_FIFO_DEPTH(inst))
44 DT_INST_PROP_OR(inst, tx_fifo_watermark, (_ESAI_FIFO_DEPTH(inst) / 2))
50 DT_INST_PROP_OR(inst, rx_fifo_watermark, (_ESAI_FIFO_DEPTH(inst) / 2))
64 #define ESAI_WORD_WIDTH(inst) DT_INST_PROP_OR(inst, word_width, 24)
/Zephyr-latest/drivers/counter/
Dcounter_sam_tc.c358 (TC_CMR_TCCLKS(DT_INST_PROP_OR(n, clk, 0)) \
363 DT_INST_PROP_OR(n, reg_cmr, COUNTER_SAM_TC_CMR(n))
385 .reg_rc = DT_INST_PROP_OR(n, reg_rc, 0), \
389 .tc_chan_num = DT_INST_PROP_OR(n, channel, 0), \

1234567