Home
last modified time | relevance | path

Searched refs:DT_ADDR (Results 1 – 8 of 8) sorted by relevance

/Zephyr-latest/boards/snps/nsim/arc_classic/
Dnsim_nsim_em11d.dts22 reg = <DT_ADDR(XCCM_ADDR) XCCM_SIZE>;
27 reg = <DT_ADDR(YCCM_ADDR) YCCM_SIZE>;
Dnsim-ccm-mem.dtsi29 reg = <DT_ADDR(ICCM_ADDR) ICCM_SIZE>;
34 reg = <DT_ADDR(DCCM_ADDR) DCCM_SIZE>;
Dnsim-flat-mem.dtsi21 reg = <DT_ADDR(DDR_ADDR) DDR_SIZE>;
/Zephyr-latest/dts/common/
Dmem.h16 #define DT_ADDR(a) _DT_DO_CONCAT(0x, a) macro
/Zephyr-latest/boards/udoo/udoo_neo_full/
Dudoo_neo_full_mcimx6x_m4.dts17 #define DT_FLASH_ADDR 84000000 /* DT_ADDR will add leading 0x where needed */
25 #define DT_SRAM_ADDR 84080000 /* DT_ADDR will add leading 0x where needed */
/Zephyr-latest/boards/qemu/x86/
Dqemu_x86_lakemont.dts36 reg = <DT_ADDR(DT_DRAM_BASE) DT_DRAM_SIZE>;
/Zephyr-latest/dts/x86/intel/
Datom.dtsi41 reg = <DT_ADDR(DT_DRAM_BASE) DT_DRAM_SIZE>;
/Zephyr-latest/dts/arm/nxp/
Dnxp_imx6sx_m4.dtsi63 reg = <DT_ADDR(DT_FLASH_ADDR) DT_FLASH_SIZE>;
67 reg = <DT_ADDR(DT_SRAM_ADDR) DT_SRAM_SIZE>;