Home
last modified time | relevance | path

Searched refs:DEVICE_DT_GET (Results 1 – 25 of 987) sorted by relevance

12345678910>>...40

/Zephyr-latest/soc/intel/intel_adsp/cavs/
Dirq.c32 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(0)); in z_soc_irq_enable()
35 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(1)); in z_soc_irq_enable()
38 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(2)); in z_soc_irq_enable()
41 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(3)); in z_soc_irq_enable()
70 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(0)); in z_soc_irq_disable()
73 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(1)); in z_soc_irq_disable()
76 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(2)); in z_soc_irq_disable()
79 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(3)); in z_soc_irq_disable()
111 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(0)); in z_soc_irq_is_enabled()
114 dev_cavs = DEVICE_DT_GET(CAVS_INTC_NODE(1)); in z_soc_irq_is_enabled()
[all …]
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/src/
Dtest_stm32_clock_configuration_i2c.c34 int r = clock_control_configure(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in i2c_set_clock()
56 status = clock_control_get_status(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in i2c_set_clock()
61 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in i2c_set_clock()
82 status = clock_control_get_status(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
88 r = clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
94 status = clock_control_get_status(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
113 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
127 r = clock_control_off(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
Dtest_stm32_clock_configuration_adc.c66 status = clock_control_get_status(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
72 r = clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
78 status = clock_control_get_status(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
86 r = clock_control_configure(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
116 status = clock_control_get_status(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
121 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
141 r = clock_control_off(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
Dtest_stm32_clock_configuration_lptim.c33 r = clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
42 r = clock_control_configure(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
64 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
80 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
94 r = clock_control_off(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
Dtest_stm32_clock_configuration_i2s.c28 r = clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
38 r = clock_control_configure(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
56 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
69 r = clock_control_off(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
Dtest_stm32_clock_configuration_sdmmc.c38 r = clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
53 r = clock_control_configure(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
112 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
123 r = clock_control_off(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
/Zephyr-latest/soc/mediatek/mt8xxx/
Dirq.c23 return DEVICE_DT_GET(DT_INST(0, mediatek_adsp_intc)); in irq_dev()
27 return DEVICE_DT_GET(DT_INST(1, mediatek_adsp_intc)); in irq_dev()
34 return DEVICE_DT_GET(DT_INST(0, mediatek_adsp_intc)); in irq_dev()
37 return DEVICE_DT_GET(DT_INST(1, mediatek_adsp_intc)); in irq_dev()
40 return DEVICE_DT_GET(DT_INST(0, mediatek_adsp_intc)); in irq_dev()
/Zephyr-latest/tests/drivers/bbram/emul/src/
Dmain.c16 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in ZTEST()
27 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in ZTEST()
40 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in ZTEST()
55 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in ZTEST()
65 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in ZTEST()
75 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in ZTEST()
85 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in ZTEST()
95 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in ZTEST()
106 const struct device *const dev = DEVICE_DT_GET(BBRAM_NODELABEL); in before()
/Zephyr-latest/tests/lib/devicetree/devices/src/
Dmain.c61 #define DEV_HDL(node_id) device_handle_get(DEVICE_DT_GET(node_id))
68 DEVICE_DT_GET(TEST_GPIO), NULL); in ZTEST()
70 DEVICE_DT_GET(TEST_I2C), NULL); in ZTEST()
72 DEVICE_DT_GET(TEST_DEVA), NULL); in ZTEST()
74 DEVICE_DT_GET(TEST_DEVB), NULL); in ZTEST()
76 DEVICE_DT_GET(TEST_GPIOX), NULL); in ZTEST()
78 DEVICE_DT_GET(TEST_DEVC), NULL); in ZTEST()
80 DEVICE_DT_GET(TEST_PARTITION), NULL); in ZTEST()
82 DEVICE_DT_GET(TEST_GPIO_INJECTED), NULL); in ZTEST()
86 DEVICE_DT_GET(TEST_NOLABEL), NULL); in ZTEST()
[all …]
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32u5_devices/src/
Dtest_stm32_clock_configuration.c45 r = clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
54 r = clock_control_configure(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
76 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
89 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
101 r = clock_control_off(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
/Zephyr-latest/soc/renesas/rzt2m/
Dsoc.c13 static const struct device *const prcrn_dev = DEVICE_DT_GET(DT_NODELABEL(prcrn));
14 static const struct device *const prcrs_dev = DEVICE_DT_GET(DT_NODELABEL(prcrs));
15 static const struct device *const sckcr_dev = DEVICE_DT_GET(DT_NODELABEL(sckcr));
16 static const struct device *const sckcr2_dev = DEVICE_DT_GET(DT_NODELABEL(sckcr2));
88 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(gsc)); in rzt2m_enable_counters()
/Zephyr-latest/tests/drivers/dma/chan_blen_transfer/src/
Dtest_dma.c98 const struct device *dma = DEVICE_DT_GET(DT_NODELABEL(dma_name)); \
104 const struct device *dma = DEVICE_DT_GET(DT_NODELABEL(dma_name)); \
110 const struct device *dma = DEVICE_DT_GET(DT_NODELABEL(dma_name)); \
116 const struct device *dma = DEVICE_DT_GET(DT_NODELABEL(dma_name)); \
123 const struct device *dma = DEVICE_DT_GET(DT_NODELABEL(dma_name)); \
129 const struct device *dma = DEVICE_DT_GET(DT_NODELABEL(dma_name)); \
/Zephyr-latest/drivers/cache/
Dcache_aspeed.c52 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in aspeed_cache_init()
115 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in cache_data_disable()
127 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in cache_instr_disable()
134 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in cache_data_invd_all()
164 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in cache_data_invd_range()
196 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in cache_instr_invd_all()
225 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in cache_instr_invd_range()
311 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in cache_data_line_size_get()
323 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in cache_instr_line_size_get()
/Zephyr-latest/soc/intel/intel_adsp/common/
Dmem_window.c42 mem_win_init(DEVICE_DT_GET(MEM_WINDOW_NODE(0))); in mem_window_idle_exit()
43 mem_win_init(DEVICE_DT_GET(MEM_WINDOW_NODE(1))); in mem_window_idle_exit()
44 mem_win_init(DEVICE_DT_GET(MEM_WINDOW_NODE(2))); in mem_window_idle_exit()
45 mem_win_init(DEVICE_DT_GET(MEM_WINDOW_NODE(3))); in mem_window_idle_exit()
/Zephyr-latest/soc/intel/intel_adsp/ace/
Dirq.c14 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(ace_intc)); in z_soc_irq_enable()
28 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(ace_intc)); in z_soc_irq_disable()
42 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(ace_intc)); in z_soc_irq_is_enabled()
/Zephyr-latest/boards/silabs/starter_kits/slstk3701a/
Dboard.c20 cur_dev = DEVICE_DT_GET(ETH_PWR_ENABLE_GPIO_NODE); in efm32gg_stk3701a_init()
30 cur_dev = DEVICE_DT_GET(ETH_REF_CLK_GPIO_NODE); in efm32gg_stk3701a_init()
48 cur_dev = DEVICE_DT_GET(ETH_RESET_GPIO_NODE); in efm32gg_stk3701a_init()
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_devices/src/
Dtest_stm32_clock_configuration.c46 r = clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
57 r = clock_control_configure(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
112 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
125 r = clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
139 r = clock_control_off(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
/Zephyr-latest/tests/drivers/spi/dt_spec/src/
Dmain.c24 zassert_equal(spi_cs.bus, DEVICE_DT_GET(DT_NODELABEL(test_spi_cs)), ""); in ZTEST()
26 zassert_equal(spi_cs.config.cs.gpio.port, DEVICE_DT_GET(DT_NODELABEL(test_gpio)), ""); in ZTEST()
35 zassert_equal(spi_no_cs.bus, DEVICE_DT_GET(DT_NODELABEL(test_spi_no_cs)), ""); in ZTEST()
/Zephyr-latest/tests/drivers/syscon/src/
Dmain.c17 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in ZTEST()
29 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in ZTEST()
38 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in ZTEST()
52 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(syscon)); in ZTEST()
/Zephyr-latest/drivers/edac/
Dshell.c100 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_edac_info()
131 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_inject_addr()
178 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_inject_mask()
223 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_inject_trigger()
271 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_inject_error_type_show()
293 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in set_error_type()
321 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_inject_test()
365 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_ecc_error_show()
380 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_ecc_error_clear()
409 dev = DEVICE_DT_GET(DT_NODELABEL(ibecc)); in cmd_parity_error_show()
[all …]
/Zephyr-latest/samples/boards/raspberrypi/rpi_pico/uart_pio/src/
Dmain.c14 const struct device *uart0 = DEVICE_DT_GET(DT_NODELABEL(pio1_uart0)); in main()
15 const struct device *uart1 = DEVICE_DT_GET(DT_NODELABEL(pio1_uart1)); in main()
/Zephyr-latest/samples/boards/st/mco/src/
Dmain.c23 dev1 = DEVICE_DT_GET(DT_NODELABEL(mco1)); in main()
35 dev2 = DEVICE_DT_GET(DT_NODELABEL(mco2)); in main()
/Zephyr-latest/tests/drivers/smbus/smbus_api/src/
Dtest_smbus.c28 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(smbus0)); in ZTEST_USER()
50 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(smbus0)); in ZTEST()
95 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(smbus0)); in ZTEST()
140 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(smbus0)); in ZTEST_USER()
162 const struct device *const dev = DEVICE_DT_GET(DT_NODELABEL(smbus0)); in smbus_test_setup()
/Zephyr-latest/tests/drivers/kscan/kscan_api/src/
Dtest_kscan.c24 const struct device *const kscan_dev = DEVICE_DT_GET(DT_ALIAS(kscan0)); in test_kb_callback()
41 const struct device *const kscan_dev = DEVICE_DT_GET(DT_ALIAS(kscan0)); in test_null_callback()
58 const struct device *const kscan_dev = DEVICE_DT_GET(DT_ALIAS(kscan0)); in test_disable_enable_callback()
/Zephyr-latest/samples/boards/st/uart/single_wire/src/
Dmain.c15 const struct device *const sl_uart1 = DEVICE_DT_GET(UART_NODE1);
16 const struct device *const sl_uart2 = DEVICE_DT_GET(UART_NODE2);

12345678910>>...40