Home
last modified time | relevance | path

Searched refs:tx_dma_channel (Results 1 – 3 of 3) sorted by relevance

/Zephyr-Core-3.7.0/drivers/spi/
Dspi_sam0.c40 uint8_t tx_dma_channel; member
477 retval = dma_config(cfg->dma_dev, cfg->tx_dma_channel, in spi_sam0_dma_tx_load()
484 return dma_start(cfg->dma_dev, cfg->tx_dma_channel); in spi_sam0_dma_tx_load()
571 dma_stop(cfg->dma_dev, cfg->tx_dma_channel); in spi_sam0_dma_rx_done()
595 if (cfg->tx_dma_channel == 0xFF || cfg->rx_dma_channel == 0xFF) { in spi_sam0_transceive_async()
619 dma_stop(cfg->dma_dev, cfg->tx_dma_channel); in spi_sam0_transceive_async()
705 .tx_dma_channel = ATMEL_SAM0_DT_INST_DMA_CHANNEL(n, tx), \
/Zephyr-Core-3.7.0/drivers/serial/
Duart_sam0.c52 uint8_t tx_dma_channel; member
165 dma_stop(cfg->dma_dev, cfg->tx_dma_channel); in uart_sam0_tx_halt()
169 if (dma_get_status(cfg->dma_dev, cfg->tx_dma_channel, &st) == 0) { in uart_sam0_tx_halt()
583 if (cfg->tx_dma_channel != 0xFFU) { in uart_sam0_init()
600 retval = dma_config(cfg->dma_dev, cfg->tx_dma_channel, in uart_sam0_init()
975 if (cfg->tx_dma_channel == 0xFFU) { in uart_sam0_tx()
995 retval = dma_reload(cfg->dma_dev, cfg->tx_dma_channel, (uint32_t)buf, in uart_sam0_tx()
1006 return dma_start(cfg->dma_dev, cfg->tx_dma_channel); in uart_sam0_tx()
1017 if (cfg->tx_dma_channel == 0xFFU) { in uart_sam0_tx_abort()
1261 .tx_dma_channel = ATMEL_SAM0_DT_INST_DMA_CHANNEL(n, tx), \
Duart_esp32.c80 uint8_t tx_dma_channel; member
629 err = dma_stop(config->dma_dev, config->tx_dma_channel); in uart_esp32_async_tx_abort()
714 if (config->tx_dma_channel == 0xFF) { in uart_esp32_async_tx()
720 err = dma_get_status(config->dma_dev, config->tx_dma_channel, &dma_status); in uart_esp32_async_tx()
744 err = dma_config(config->dma_dev, config->tx_dma_channel, &dma_cfg); in uart_esp32_async_tx()
752 err = dma_start(config->dma_dev, config->tx_dma_channel); in uart_esp32_async_tx()
998 .tx_dma_channel = ESP32_DT_INST_DMA_CELL(n, tx, channel), \