Searched refs:lw (Results 1 – 15 of 15) sorted by relevance
| /Zephyr-Core-3.6.0/soc/riscv/openisa_rv32m1/ |
| D | soc_irq.S | 70 lw t0, __soc_esf_t_lpstart0_OFFSET(a0)
71 lw t1, __soc_esf_t_lpend0_OFFSET(a0)
72 lw t2, __soc_esf_t_lpcount0_OFFSET(a0)
76 lw t0, __soc_esf_t_lpstart1_OFFSET(a0)
77 lw t1, __soc_esf_t_lpend1_OFFSET(a0)
78 lw t2, __soc_esf_t_lpcount1_OFFSET(a0)
|
| D | wdog.S | 52 lw t2, WDOG_CS_OFFSET(t1)
|
| /Zephyr-Core-3.6.0/arch/mips/core/ |
| D | swap.S | 34 lw k1, _kernel_offset_to_current(k0)
37 lw v0, _thread_offset_to_swap_return_value(k1)
|
| D | isr.S | 245 lw t3, 0(t2)
|
| /Zephyr-Core-3.6.0/soc/riscv/andes_v5/ae350/ |
| D | soc_irq.S | 38 lw t0, __soc_esf_t_mxstatus_OFFSET(a0)
41 lw t1, __soc_esf_t_ucode_OFFSET(a0)
|
| /Zephyr-Core-3.6.0/soc/riscv/telink_tlsr/tlsr951x/ |
| D | soc_irq.S | 42 lw t0, __soc_esf_t_mxstatus_OFFSET(a0)
45 lw t1, __soc_esf_t_ucode_OFFSET(a0)
|
| D | start.S | 61 lw t0, 0(t1)
73 lw t0, 0(t1)
|
| /Zephyr-Core-3.6.0/drivers/interrupt_controller/ |
| D | intc_nuclei_eclic.S | 59 lw a0, 0(t0)
62 lw t1, RV_REGSIZE(t0)
|
| /Zephyr-Core-3.6.0/soc/riscv/espressif_esp32/esp32c3/ |
| D | soc_irq.S | 18 lw ra, 0x00(sp)
|
| /Zephyr-Core-3.6.0/soc/riscv/nordic_nrf/common/vpr/ |
| D | soc_irq.S | 27 lw t0, __soc_esf_t_minttresh_OFFSET(a0)
|
| /Zephyr-Core-3.6.0/arch/riscv/core/ |
| D | asm_macros.inc | 21 /* register-wide load/store based on lw/sw (XLEN = 32) */
24 lw \rd, \mem
|
| D | isr.S | 194 lw t2, 0(t0) /* t0 = mepc */
402 lw t1, ___cpu_t_nested_OFFSET(s0)
518 lw t1, ___cpu_t_nested_OFFSET(s0)
580 lw t2, ___cpu_t_nested_OFFSET(s0)
|
| D | fpu.S | 66 lw t0, __z_riscv_fp_context_t_fcsr_OFFSET(a0)
|
| /Zephyr-Core-3.6.0/include/zephyr/arch/mips/ |
| D | arch.h | 25 #define OP_LOADREG lw
|
| /Zephyr-Core-3.6.0/tests/lib/c_lib/common/src/ |
| D | main.c | 1022 char lw[11]; in ZTEST() local
1027 lw[i] = tolower(test[i]); in ZTEST()
1029 lw[i] = up[i] = '\0'; in ZTEST()
1032 zassert_equal(strcmp(lw, tolw), 0, "tolower error"); in ZTEST()
|
