Searched refs:GD32_RESET_TIMER9 (Results 1 – 8 of 8) sorted by relevance
43 #define GD32_RESET_TIMER9 GD32_RESET_CONFIG(APB2RST, 20U) macro
46 #define GD32_RESET_TIMER9 GD32_RESET_CONFIG(APB2RST, 20U) macro
103 #define GD32_RESET_TIMER9 GD32_RESET_CONFIG(APB2RST, 17U) macro
53 resets = <&rctl GD32_RESET_TIMER9>;
389 resets = <&rctl GD32_RESET_TIMER9>;
414 resets = <&rctl GD32_RESET_TIMER9>;
542 resets = <&rctl GD32_RESET_TIMER9>;