Home
last modified time | relevance | path

Searched refs:GD32_RESET_TIMER9 (Results 1 – 8 of 8) sorted by relevance

/Zephyr-Core-3.5.0/include/zephyr/dt-bindings/reset/
Dgd32e10x.h43 #define GD32_RESET_TIMER9 GD32_RESET_CONFIG(APB2RST, 20U) macro
Dgd32f403.h46 #define GD32_RESET_TIMER9 GD32_RESET_CONFIG(APB2RST, 20U) macro
Dgd32e50x.h46 #define GD32_RESET_TIMER9 GD32_RESET_CONFIG(APB2RST, 20U) macro
Dgd32f4xx.h103 #define GD32_RESET_TIMER9 GD32_RESET_CONFIG(APB2RST, 17U) macro
/Zephyr-Core-3.5.0/dts/arm/gigadevice/gd32e50x/
Dgd32e507xe.dtsi53 resets = <&rctl GD32_RESET_TIMER9>;
/Zephyr-Core-3.5.0/dts/arm/gigadevice/gd32e10x/
Dgd32e10x.dtsi389 resets = <&rctl GD32_RESET_TIMER9>;
/Zephyr-Core-3.5.0/dts/arm/gigadevice/gd32f403/
Dgd32f403.dtsi414 resets = <&rctl GD32_RESET_TIMER9>;
/Zephyr-Core-3.5.0/dts/arm/gigadevice/gd32f4xx/
Dgd32f4xx.dtsi542 resets = <&rctl GD32_RESET_TIMER9>;