Home
last modified time | relevance | path

Searched refs:STM32_PLL_M_DIVISOR (Results 1 – 7 of 7) sorted by relevance

/Zephyr-Core-2.7.6/drivers/clock_control/
Dclock_stm32f2_f4_f7.c33 pllinit->PLLM = pllm(STM32_PLL_M_DIVISOR); in config_pll_init()
Dclock_stm32g0.c35 pllinit->PLLM = pll_div(STM32_PLL_M_DIVISOR); in config_pll_init()
Dclock_stm32g4.c33 pllinit->PLLM = pllm(STM32_PLL_M_DIVISOR); in config_pll_init()
Dclock_stm32l4_l5_wb_wl.c34 pllinit->PLLM = pllm(STM32_PLL_M_DIVISOR); in config_pll_init()
Dclock_stm32_ll_u5.c52 pllinit->PLLM = STM32_PLL_M_DIVISOR; in config_pll_init()
321 STM32_PLL_M_DIVISOR, in config_src_sysclk_pll()
337 tmp = MIN(tmp / STM32_PLL_M_DIVISOR / 8000000, 16); in config_src_sysclk_pll()
Dclock_stm32_ll_h7.c76 STM32_PLL_M_DIVISOR,\
610 r = get_vco_input_range(STM32_PLL_M_DIVISOR, &vco_input_range); in stm32_clock_control_init()
621 LL_RCC_PLL1_SetM(STM32_PLL_M_DIVISOR); in stm32_clock_control_init()
/Zephyr-Core-2.7.6/include/drivers/clock_control/
Dstm32_clock_control.h174 #define STM32_PLL_M_DIVISOR DT_PROP(DT_NODELABEL(pll), div_m) macro
180 #define STM32_PLL_M_DIVISOR CONFIG_CLOCK_STM32_PLL_M_DIVISOR macro