Home
last modified time | relevance | path

Searched refs:P_RW_U_NA_Msk (Results 1 – 6 of 6) sorted by relevance

/Zephyr-latest/include/zephyr/arch/arm/mpu/
Darm_mpu_v8.h46 #define P_RW_U_NA_Msk ((P_RW_U_NA << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) macro
177 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
197 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
222 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
242 .rbar = IF_ENABLED(CONFIG_XIP, (NOT_EXEC |)) P_RW_U_NA_Msk | \
251 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
277 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
315 ((k_mem_partition_attr_t){(P_RW_U_NA_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})
338 case P_RW_U_NA_Msk: \
365 ((k_mem_partition_attr_t){(P_RW_U_NA_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \
Darm_mpu_v7m.h25 #define P_RW_U_NA_Msk ((P_RW_U_NA << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) macro
122 IF_ENABLED(CONFIG_XIP, (MPU_RASR_XN_Msk |)) size | P_RW_U_NA_Msk)}
124 {(NORMAL_OUTER_INNER_NON_CACHEABLE_NON_SHAREABLE | MPU_RASR_XN_Msk | size | P_RW_U_NA_Msk)}
131 #define REGION_PPB_ATTR(size) {(STRONGLY_ORDERED_SHAREABLE | size | P_RW_U_NA_Msk)}
132 #define REGION_IO_ATTR(size) {(DEVICE_NON_SHAREABLE | size | P_RW_U_NA_Msk)}
151 #define _K_MEM_PARTITION_P_RW_U_NA (P_RW_U_NA_Msk | NOT_EXEC)
223 case P_RW_U_NA_Msk: \
/Zephyr-latest/include/zephyr/arch/arm64/cortex_r/
Darm_mpu.h41 #define P_RW_U_NA_Msk ((P_RW_U_NA << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) macro
138 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
146 .rbar = NOT_EXEC | P_RW_U_NA_Msk | OUTER_SHAREABLE_Msk, \
154 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
233 {(P_RW_U_NA_Msk), MPU_MAIR_INDEX_SRAM})
/Zephyr-latest/soc/xlnx/zynqmp/
Darm_mpu_regions.c27 .rasr = (P_RW_U_NA_Msk \
35 .rasr = (P_RW_U_NA_Msk \
/Zephyr-latest/soc/renode/cortex_r8_virtual/
Darm_mpu_regions.c28 .rasr = (P_RW_U_NA_Msk \
36 .rasr = (P_RW_U_NA_Msk \
/Zephyr-latest/soc/st/stm32/stm32h7x/
Dmpu_regions.c22 MPU_RASR_XN_Msk | P_RW_U_NA_Msk) }),