Home
last modified time | relevance | path

Searched full:with (Results 1 – 25 of 3284) sorted by relevance

12345678910>>...132

/hal_stm32-2.7.6/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
117 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
120 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
128 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
145 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
148 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
156 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
341 …RT | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
347 … ( 3000UL) /* Analog voltage reference (Vref+) value with which temperature s…
357 … (3000UL) /* Analog voltage reference (Vref+) voltage with which temperature s…
[all …]
/hal_stm32-2.7.6/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
117 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
120 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
128 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
145 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
148 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
156 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
341 …RT | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
347 … (3000UL) /* Analog voltage reference (Vref+) value with which temperature s…
353 … (3000UL) /* Analog voltage reference (Vref+) voltage with which temperature s…
[all …]
/hal_stm32-2.7.6/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
130 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
133 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
141 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
158 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
161 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
169 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
201 …MBER_MASK with reduced range: on this STM32 serie, ADC group regular sequencer, if set to mode "fu…
431 …TP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
433 …RT | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
[all …]
/hal_stm32-2.7.6/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_adc.h14 * If no LICENSE file comes with this software, it is provided AS-IS.
168 … for compatibility with some ADC on other STM32
172 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
185 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
203 … compatibility with some ADC on other STM32 families
207 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
215 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
264 … ADC_CHANNEL_ID_NUMBER_MASK with
268 … contain channels with a restricted
353 #define ADC_CHANNEL_0_SMP (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP0" register */
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_comp.h13 * the "License"; You may not use this file except in compliance with the
40 /* COMP IP with 2 instances */
168 /* Note: Comparator input plus specific to COMP instances, defined with */
171 … dedicated switch. Caution: Parameter specific to COMP instances, defined with generic naming, not…
176 /* Note: Comparator input plus specific to COMP instances, defined with */
179 … dedicated switch. Caution: Parameter specific to COMP instances, defined with generic naming, not…
258 /* Note: Output redirection specific to COMP instances, defined with */
265 …put capture 1. Caution: Parameter specific to COMP instances, defined with generic naming, not…
266 …REF clear. Caution: Parameter specific to COMP instances, defined with generic naming, not…
267 …put capture 2. Caution: Parameter specific to COMP instances, defined with generic naming, not…
[all …]
Dstm32f3xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
124 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
127 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
135 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
165 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
168 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
176 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
363 …RT | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
369 …32_t) 3300U) /* Analog voltage reference (Vref+) value with which temperature s…
375 …_t) 3300U) /* Analog voltage reference (Vref+) voltage with which temperature s…
[all …]
/hal_stm32-2.7.6/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
132 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
135 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
143 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
160 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
163 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
171 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
359 …RT | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
365 … ( 3300UL) /* Analog voltage reference (Vref+) value with which temperature s…
371 … (3000UL) /* Analog voltage reference (Vref+) voltage with which temperature s…
[all …]
/hal_stm32-2.7.6/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
72 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
75 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
83 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
104 …MBER_MASK with reduced range: on this STM32 series, ADC group regular sequencer, if set to mode "f…
242 …TP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
248 … ( 3000UL) /* Analog voltage reference (Vref+) voltage with which VrefInt has b…
254 … ( 3000UL) /* Analog voltage reference (Vref+) voltage with which temperature s…
318 * (setting possible with ADC enabled without conversion on going,
319 * ADC enabled with conversion on going, ...)
[all …]
/hal_stm32-2.7.6/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
72 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
75 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
83 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
104 …MBER_MASK with reduced range: on this STM32 series, ADC group regular sequencer, if set to mode "f…
241 …TP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
247 … ( 3300UL) /* Analog voltage reference (Vref+) voltage with which VrefInt has b…
253 … ( 3300UL) /* Analog voltage reference (Vref+) voltage with which temperature s…
317 * (setting possible with ADC enabled without conversion on going,
318 * ADC enabled with conversion on going, ...)
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
53 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
56 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
64 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
184 …TP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
190 … ( 3300U) /* Analog voltage reference (Vref+) value with which temperature s…
196 … ( 3300U) /* Analog voltage reference (Vref+) voltage with which temperature s…
221 * (setting possible with ADC enabled without conversion on going,
222 * ADC enabled with conversion on going, ...)
223 * Each feature can be updated afterwards with a unitary function
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
111 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
114 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
122 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
139 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
142 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
150 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
260 … ( 3300UL) /* Analog voltage reference (Vref+) value with which temperature s…
266 … ( 3300UL) /* Analog voltage reference (Vref+) voltage with which temperature s…
279 * @brief Driver macro reserved for internal use: isolate bits with the
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
111 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
114 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
122 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
139 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
142 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
150 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
259 … ( 3300U) /* Analog voltage reference (Vref+) value with which temperature s…
265 … ( 3300U) /* Analog voltage reference (Vref+) voltage with which temperature s…
277 * @brief Driver macro reserved for internal use: isolate bits with the
[all …]
/hal_stm32-2.7.6/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
130 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
133 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
141 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
158 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
161 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
169 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
367 …RT | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
378 … (3300UL) /* Analog voltage reference (Vref+) value with which temperature s…
391 … (3300UL) /* Analog voltage reference (Vref+) voltage with which temperature s…
[all …]
/hal_stm32-2.7.6/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
53 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
56 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
64 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
188 …TP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
194 … (3000U) /* Analog voltage reference (Vref+) value with which temperature s…
205 … (3000U) /* Analog voltage reference (Vref+) voltage with which temperature s…
262 * (setting possible with ADC enabled without conversion on going,
263 * ADC enabled with conversion on going, ...)
264 * Each feature can be updated afterwards with a unitary function
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
111 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
114 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
122 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
139 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
142 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
150 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
267 * @brief Driver macro reserved for internal use: isolate bits with the
316 …de configuration to operate in independent mode or multimode (for devices with several ADC instanc…
346 * (setting possible with ADC enabled without conversion on going,
[all …]
/hal_stm32-2.7.6/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
117 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
120 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
128 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
145 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
148 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
156 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
341 …RT | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": S…
347 … (3000UL) /* Analog voltage reference (Vref+) value with which temperature s…
353 … (3000UL) /* Analog voltage reference (Vref+) voltage with which temperature s…
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
210 * @brief Driver macro reserved for internal use: isolate bits with the
254 …de configuration to operate in independent mode or multimode (for devices with several ADC instanc…
272 * (setting possible with ADC enabled without conversion on going,
273 * ADC enabled with conversion on going, ...)
274 * Each feature can be updated afterwards with a unitary function
275 * and potentially with ADC in a different state than disabled,
298 * (functions with prefix "REG").
305 * (setting possible with ADC enabled without conversion on going,
306 * ADC enabled with conversion on going, ...)
[all …]
/hal_stm32-2.7.6/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_adc.h13 * the "License"; You may not use this file except in compliance with the
137 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
140 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
148 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
165 …_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other S…
168 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
176 /* trigger edge selection duplicated with shifts [0; 4; 8; 12] */
328 … /* Analog voltage reference (Vref+) value with which temperature s…
336 … /* Analog voltage reference (Vref+) voltage with which temperature s…
350 * @brief Driver macro reserved for internal use: isolate bits with the
[all …]
/hal_stm32-2.7.6/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_pwr.c20 * If no LICENSE file comes with this software, it is provided AS-IS.
80 with the right parameter to configure the wake up pin polarity (Low or
199 * The prototype is kept just to maintain compatibility with other
300 (++) PWR_SLEEPENTRY_WFI: enter Sleep mode with WFI instruction.
301 (++) PWR_SLEEPENTRY_WFE: enter Sleep mode with WFE instruction.
304 kept as parameter just to maintain compatibility with other families.
314 The Stop 0 mode is based on the Cortex-M33 Deepsleep mode combined with
318 Some peripherals with the LPBAM capability can switch on HSI16 or MSIS or
326 with :
329 (+++) PWR_STOPENTRY_WFI: enter Stop mode with WFI instruction.
[all …]
/hal_stm32-2.7.6/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_qspi.c26 (++) Enable QuadSPI clock interface with __HAL_RCC_QSPI_CLK_ENABLE().
27 …(++) Reset QuadSPI Peripheral with __HAL_RCC_QSPI_FORCE_RESET() and __HAL_RCC_QSPI_RELEASE_RESET().
28 (++) Enable the clocks for the QuadSPI GPIOS with __HAL_RCC_GPIOx_CLK_ENABLE().
31 interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
33 with __HAL_RCC_MDMA_CLK_ENABLE(), configure MDMA with HAL_MDMA_Init(),
34 link it with QuadSPI handle using __HAL_LINKDMA(), enable and configure
35 MDMA global interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
98 aligned with @ref MDMA_Source_increment_mode .
105 aligned with @ref MDMA_Destination_increment_mode.
220 * the "License"; You may not use this file except in compliance with the
[all …]
/hal_stm32-2.7.6/stm32cube/stm32l1xx/drivers/src/
Dstm32l1xx_hal_pwr.c19 * the "License"; You may not use this file except in compliance with the
153 WakeUp Pin 3 on PE.06. : Only on product with GPIOE available
207 functions with
208 (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
209 (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
220 functions with
221 (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
222 (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
235 The Stop mode is based on the Cortex-M3 deepsleep mode combined with peripheral
249 function with:
[all …]
/hal_stm32-2.7.6/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_hal_qspi.c26 (++) Enable QuadSPI clock interface with __HAL_RCC_QUADSPI_CLK_ENABLE().
27 …(++) Reset QuadSPI Peripheral with __HAL_RCC_QUADSPI_FORCE_RESET() and __HAL_RCC_QUADSPI_RELEASE_R…
28 (++) Enable the clocks for the QuadSPI GPIOS with __HAL_RCC_GPIOx_CLK_ENABLE().
31 interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
33 with __HAL_RCC_DMAx_CLK_ENABLE(), configure DMA with HAL_DMA_Init(),
34 link it with QuadSPI handle using __HAL_LINKDMA(), enable and configure
35 DMA channel global interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
202 * the "License"; You may not use this file except in compliance with the
985 /* Configure QSPI: CCR register with functional as indirect write */ in HAL_QSPI_Transmit()
1069 /* Configure QSPI: CCR register with functional as indirect read */ in HAL_QSPI_Receive()
[all …]
/hal_stm32-2.7.6/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_hal_qspi.c26 (++) Enable QuadSPI clock interface with __HAL_RCC_QSPI_CLK_ENABLE().
27 …(++) Reset QuadSPI Peripheral with __HAL_RCC_QSPI_FORCE_RESET() and __HAL_RCC_QSPI_RELEASE_RESET().
28 (++) Enable the clocks for the QuadSPI GPIOS with __HAL_RCC_GPIOx_CLK_ENABLE().
31 interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
33 with __HAL_RCC_MDMA_CLK_ENABLE(), configure MDMA with HAL_MDMA_Init(),
34 link it with QuadSPI handle using __HAL_LINKDMA(), enable and configure
35 MDMA global interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
202 * the "License"; You may not use this file except in compliance with the
991 /* Configure QSPI: CCR register with functional as indirect write */ in HAL_QSPI_Transmit()
1075 /* Configure QSPI: CCR register with functional as indirect read */ in HAL_QSPI_Receive()
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_hal_qspi.c26 (++) Enable QuadSPI clock interface with __HAL_RCC_QSPI_CLK_ENABLE().
27 …(++) Reset QuadSPI Peripheral with __HAL_RCC_QSPI_FORCE_RESET() and __HAL_RCC_QSPI_RELEASE_RESET().
28 (++) Enable the clocks for the QuadSPI GPIOS with __HAL_RCC_GPIOx_CLK_ENABLE().
31 interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
33 with __HAL_RCC_DMAx_CLK_ENABLE(), configure DMA with HAL_DMA_Init(),
34 link it with QuadSPI handle using __HAL_LINKDMA(), enable and configure
35 DMA channel global interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
203 * the "License"; You may not use this file except in compliance with the
993 /* Configure QSPI: CCR register with functional as indirect write */ in HAL_QSPI_Transmit()
1079 /* Configure QSPI: CCR register with functional as indirect read */ in HAL_QSPI_Receive()
[all …]
/hal_stm32-2.7.6/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_hal_qspi.c26 (++) Enable QuadSPI clock interface with __HAL_RCC_QSPI_CLK_ENABLE().
27 …(++) Reset QuadSPI Peripheral with __HAL_RCC_QSPI_FORCE_RESET() and __HAL_RCC_QSPI_RELEASE_RESET().
28 (++) Enable the clocks for the QuadSPI GPIOS with __HAL_RCC_GPIOx_CLK_ENABLE().
31 interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
33 with __HAL_RCC_DMAx_CLK_ENABLE(), configure DMA with HAL_DMA_Init(),
34 link it with QuadSPI handle using __HAL_LINKDMA(), enable and configure
35 DMA channel global interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
203 * the "License"; You may not use this file except in compliance with the
994 /* Configure QSPI: CCR register with functional as indirect write */ in HAL_QSPI_Transmit()
1078 /* Configure QSPI: CCR register with functional as indirect read */ in HAL_QSPI_Receive()
[all …]

12345678910>>...132