Home
last modified time | relevance | path

Searched +full:strong +full:- +full:sharp +full:- +full:edge (Results 1 – 5 of 5) sorted by relevance

/Zephyr-latest/boards/infineon/xmc47_relax_kit/
Dxmc47_relax_kit-pinctrl.dtsi3 * SPDX-License-Identifier: Apache-2.0
6 #include <infineon/cat3/xmc/xmc4700_F144x2048-pinctrl.dtsi>
9 drive-strength = "strong-soft-edge";
10 drive-push-pull;
15 drive-strength = "strong-soft-edge";
20 drive-strength = "strong-soft-edge";
21 drive-push-pull;
26 drive-strength = "strong-soft-edge";
31 drive-strength = "strong-soft-edge";
32 drive-push-pull;
[all …]
/Zephyr-latest/boards/infineon/xmc45_relax_kit/
Dxmc45_relax_kit-pinctrl.dtsi3 * SPDX-License-Identifier: Apache-2.0
6 #include <infineon/cat3/xmc/xmc4500_F100x1024-pinctrl.dtsi>
9 drive-strength = "strong-soft-edge";
10 drive-push-pull;
15 drive-strength = "strong-soft-edge";
20 drive-strength = "strong-medium-edge";
21 drive-push-pull;
26 drive-strength = "strong-medium-edge";
27 drive-push-pull;
32 drive-strength = "strong-sharp-edge";
[all …]
/Zephyr-latest/dts/bindings/i2c/
Dinfineon,xmc4xxx-i2c.yaml4 # SPDX-License-Identifier: Apache-2.0
16 compatible = "infineon,xmc4xxx-i2c";
19 pinctrl-0 = <&i2c_scl_p0_13_u1c1 &i2c_sda_p3_15_u1c1>;
20 pinctrl-names = "default";
21 scl-src = "DX1B";
22 sda-src = "DX0A";
25 #address-cells = <1>;
26 #size-cells = <0>;
28 clock-frequency = <I2C_BITRATE_STANDARD>;
35 The pinctrl nodes need to be configured as open-drain and
[all …]
/Zephyr-latest/tests/drivers/i2c/i2c_api/boards/
Dxmc47_relax_kit.overlay5 * SPDX-License-Identifier: Apache-2.0
10 i2c-0 = &usic0ch1;
15 drive-strength = "strong-sharp-edge";
16 drive-open-drain;
21 drive-strength = "strong-soft-edge";
22 drive-open-drain;
27 compatible = "infineon,xmc4xxx-i2c";
28 pinctrl-0 = <&i2c_scl_p6_2_u0c1 &i2c_sda_p3_13_u0c1>;
29 pinctrl-names = "default";
30 scl-src = "DX1C";
[all …]
/Zephyr-latest/dts/bindings/pinctrl/
Dinfineon,xmc4xxx-pinctrl.yaml2 # SPDX-License-Identifier: Apache-2.0
12 compatible = "infineon,xmc4xxx-uart";
13 pinctrl-0 = <&uart_tx_p0_1_u1c1 &uart_rx_p0_0_u1c1>;
14 pinctrl-names = "default";
15 input-src = "DX0D";
19 pinctrl-0 is the phandle that stores the pin settings for two pins: &uart_tx_p0_1_u1c1
20 and &uart_rx_p0_0_u1c1. These nodes are pre-defined and their naming convention is designed
24 The pre-defined nodes only set the alternate function of the output pin. The
27 to the inherited property-allowlist list from pincfg-node.yaml).
31 #include <zephyr/dt-bindings/pinctrl/xmc4xxx-pinctrl.h>
[all …]