Home
last modified time | relevance | path

Searched +full:stm32 +full:- +full:pinctrl (Results 1 – 25 of 189) sorted by relevance

12345678

/Zephyr-latest/dts/bindings/usb/
Dst,stm32-otgfs.yaml1 # Copyright (c) 2017, I-SENSE group of ICCS
2 # SPDX-License-Identifier: Apache-2.0
4 description: STM32 OTGFS controller
6 compatible: "st,stm32-otgfs"
8 include: [usb-ep.yaml, pinctrl-device.yaml]
17 pinctrl-0:
20 pinctrl-names:
23 ram-size:
27 Size of USB dedicated RAM. STM32 SOC's reference
Dst,stm32-otghs.yaml1 # Copyright (c) 2017, I-SENSE group of ICCS
2 # SPDX-License-Identifier: Apache-2.0
4 description: STM32 OTGHS controller
6 compatible: "st,stm32-otghs"
8 include: [usb-ep.yaml, pinctrl-device.yaml]
17 pinctrl-0:
20 pinctrl-names:
23 ram-size:
27 Size of USB dedicated RAM. STM32 SOC's reference
/Zephyr-latest/dts/bindings/spi/
Dst,stm32-spi-subghz.yaml2 # SPDX-License-Identifier: Apache-2.0
4 description: STM32 SUBGHZ SPI controller
6 compatible: "st,stm32-spi-subghz"
9 - name: st,stm32-spi-common.yaml
10 property-blocklist:
11 - pinctrl-0
12 - pinctrl-names
15 use-subghzspi-nss:
/Zephyr-latest/dts/bindings/can/
Dst,stm32-bxcan.yaml1 description: STM32 CAN controller
3 compatible: "st,stm32-bxcan"
5 include: [can-controller.yaml, pinctrl-device.yaml]
17 pinctrl-0:
20 pinctrl-names:
23 master-can-reg:
/Zephyr-latest/dts/bindings/clock/
Dst,stm32-clock-mco.yaml4 # SPDX-License-Identifier: Apache-2.0
7 compatible: "st,stm32-clock-mco"
10 STM32 Microcontroller Clock Output (MCO)
19 pinctrl-0 = <&rcc_mco_pa8>;
20 pinctrl-names = "default";
24 include: [base.yaml, pinctrl-device.yaml]
35 pinctrl-0:
38 pinctrl-names:
/Zephyr-latest/drivers/can/
DKconfig.stm321 # STM32 CAN configuration options
4 # Copyright (c) 2018-2020 Alexander Wachter
5 # SPDX-License-Identifier: Apache-2.0
8 bool "STM32 bxCAN driver"
11 select PINCTRL
13 Enable STM32 bxCAN Driver.
18 int "Maximum number of standard (11-bit) ID filters"
22 Defines the maximum number of filters with standard ID (11-bit)
34 int "Maximum number of extended (29-bit) ID filters"
38 Defines the maximum number of filters with extended ID (29-bit)
[all …]
/Zephyr-latest/drivers/memc/
DKconfig.stm322 # SPDX-License-Identifier: Apache-2.0
5 bool "STM32 Flexible Memory Controller (FMC)"
8 select PINCTRL
10 Enable STM32 Flexible Memory Controller.
15 bool "STM32 FMC SDRAM controller"
21 Enable STM32 FMC SDRAM controller.
24 bool "STM32 FMC NOR/PSRAM controller"
31 Enable STM32 FMC NOR/PSRAM controller.
/Zephyr-latest/dts/bindings/i2c/
Dst,stm32-i2c-v1.yaml1 # Copyright (c) 2017 I-SENSE group of ICCS
2 # SPDX-License-Identifier: Apache-2.0
4 description: STM32 I2C V1 controller
6 compatible: "st,stm32-i2c-v1"
8 include: [i2c-controller.yaml, pinctrl-device.yaml]
17 pinctrl-0:
20 pinctrl-names:
23 scl-gpios:
24 type: phandle-array
29 sda-gpios:
[all …]
/Zephyr-latest/drivers/pwm/
DKconfig.stm321 # STM32 PWM configuration options
4 # SPDX-License-Identifier: Apache-2.0
7 bool "STM32 MCU PWM driver"
13 select PINCTRL
15 This option enables the PWM driver for STM32 family of
16 processors. Say y if you wish to use PWM port on STM32
/Zephyr-latest/drivers/spi/
DKconfig.stm321 # STM32 SPI driver configuration options
3 # Copyright (c) 2015-2016 Intel Corporation
4 # SPDX-License-Identifier: Apache-2.0
7 bool "STM32 MCU SPI controller driver"
10 select PINCTRL
13 Enable SPI support on the STM32 family of processors.
18 bool "STM32 MCU SPI Interrupt Support"
20 Enable Interrupt support for the SPI Driver of STM32 family.
23 bool "STM32 MCU SPI DMA Support"
31 bool "STM32 Hardware Slave Select support"
[all …]
/Zephyr-latest/dts/bindings/pinctrl/
Dst,stm32-pinctrl.yaml2 # SPDX-License-Identifier: Apache-2.0
5 STM32 Pin controller Node
6 Based on pincfg-node.yaml binding.
8 Note: `bias-disable` and `drive-push-pull` are default pin configurations.
9 They will be applied in case no `bias-foo` or `driver-bar` properties
12 compatible: "st,stm32-pinctrl"
20 remap-pa11:
25 remap-pa12:
30 remap-pa11-pa12:
35 child-binding:
[all …]
/Zephyr-latest/drivers/i2c/
DKconfig.stm322 # SPDX-License-Identifier: Apache-2.0
5 bool "STM32 I2C driver"
8 select PINCTRL
10 Enable I2C support on the STM32 SoCs
20 Driver variant matching `st,stm32-i2c-v1` compatible.
28 Driver variant matching `st,stm32-i2c-v2` compatible.
33 bool "STM32 MCU I2C Interrupt Support"
50 Enable STM32 driver bus recovery support via GPIO bitbanging.
56 Enable STM32 driver bus to calculate the Timing.
/Zephyr-latest/drivers/i2s/
DKconfig.stm321 # STM32 I2S driver configuration options
4 # SPDX-License-Identifier: Apache-2.0
7 bool "STM32 MCU I2S controller driver"
12 select PINCTRL
14 Enable I2S support on the STM32 family of processors.
/Zephyr-latest/dts/bindings/pwm/
Dst,stm32-pwm.yaml1 description: STM32 PWM
3 compatible: "st,stm32-pwm"
5 include: [pwm-controller.yaml, base.yaml, pinctrl-device.yaml]
8 pinctrl-0:
11 pinctrl-names:
14 four-channel-capture-support:
19 interrupt instead of slave-mode controller. This option can also
22 "#pwm-cells":
26 - channel of the timer used for PWM
27 - period to set in ns
[all …]
/Zephyr-latest/dts/bindings/memory-controllers/
Dst,stm32-fmc.yaml2 # SPDX-License-Identifier: Apache-2.0
5 STM32 Flexible Memory Controller (FMC).
7 The FMC allows to interface with static-memory mapped external devices such as
16 - NOR/PSRAM memory controller
17 - NAND memory controller (some devices also support PC Card)
18 - Synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) controller
27 pinctrl-0 = <&fmc_nbl0_pe0 &fmc_nbl1_pe1 &fmc_nbl2_pi4...>;
30 compatible: "st,stm32-fmc"
32 include: [base.yaml, pinctrl-device.yaml]
41 pinctrl-0:
[all …]
/Zephyr-latest/dts/bindings/qspi/
Dst,stm32-qspi.yaml2 # SPDX-License-Identifier: Apache-2.0
5 STM32 QSPI device representation. A stm32 quadspi node would typically
9 pinctrl-0 = <&quadspi_clk_pe10 &quadspi_ncs_pe11
14 dma-names = "tx_rx";
19 compatible: "st,stm32-qspi"
21 include: [base.yaml, pinctrl-device.yaml]
32 pinctrl-0:
35 pinctrl-names:
55 dma-names:
60 dma-names = "tx_rx";
[all …]
/Zephyr-latest/drivers/flash/
DKconfig.stm32_qspi1 # STM32 Quad SPI flash driver configuration options
5 # SPDX-License-Identifier: Apache-2.0
10 bool "STM32 Quad SPI Flash driver"
19 select PINCTRL
23 Enable QSPI-NOR support on the STM32 family of processors.
DKconfig.stm32_xspi1 # STM32 xSPI flash driver configuration options
4 # SPDX-License-Identifier: Apache-2.0
10 bool "STM32 XSPI Flash driver"
19 select PINCTRL
27 Enable XSPI-NOR support on the STM32 family of processors.
/Zephyr-latest/drivers/video/
DKconfig.stm32_dcmi1 # STM32 DCMI driver configuration options
4 # SPDX-License-Identifier: Apache-2.0
9 bool "STM32 Digital camera interface (DCMI) driver"
12 select PINCTRL
19 Enable driver for STM32 Digital camera interface periheral.
/Zephyr-latest/drivers/adc/
DKconfig.stm329 # SPDX-License-Identifier: Apache-2.0
12 bool "STM32 ADC driver"
15 select PINCTRL
23 select PINCTRL
30 bool "STM32 MCU ADC DMA Support"
/Zephyr-latest/drivers/sensor/st/qdec_stm32/
DKconfig2 # SPDX-License-Identifier: Apache-2.0
6 bool "STM32 QDEC driver"
9 select PINCTRL
12 STM32 family Quadrature Decoder driver.
/Zephyr-latest/drivers/serial/
DKconfig.stm321 # STM32 UART configuration
3 # Copyright (c) 2016 Open-RnD Sp. z o.o.
4 # SPDX-License-Identifier: Apache-2.0
7 bool "STM32 MCU serial driver"
20 select PINCTRL
22 This option enables the UART driver for STM32 family of
24 Say y if you wish to use serial port on STM32 MCU.
/Zephyr-latest/drivers/mdio/
DKconfig.stm32_hal3 # SPDX-License-Identifier: Apache-2.0
6 bool "STM32 MDIO controller driver"
10 select PINCTRL
12 Enable STM32 MDIO support.
/Zephyr-latest/drivers/usb/udc/
DKconfig.stm322 # SPDX-License-Identifier: Apache-2.0
5 bool "STM32 USB device controller driver"
12 select PINCTRL
15 STM32 USB device controller driver.
/Zephyr-latest/drivers/display/
DKconfig.stm32_ltdc1 # STM32 LTDC display driver configuration options
3 # Copyright (c) 2022 Byte-Lab d.o.o. <dev@byte-lab.com>
4 # SPDX-License-Identifier: Apache-2.0
7 bool "STM32 LCD-TFT display controller driver"
12 select PINCTRL
14 Enable driver for STM32 LCT-TFT display controller periheral.
23 Specify the color pixel format for the STM32 LCD-TFT display controller.
28 One pixel consists of 8-bit alpha, 8-bit red, 8-bit green and 8-bit blue value
34 One pixel consists of 8-bit red, 8-bit green and 8-bit blue value
40 One pixel consists of 5-bit red, 6-bit green and 5-bit blue value
[all …]

12345678