Home
last modified time | relevance | path

Searched +full:stm32 +full:- +full:dma +full:- +full:v2 (Results 1 – 25 of 84) sorted by relevance

1234

/Zephyr-Core-3.5.0/drivers/dma/
DKconfig.stm321 # DMA configuration options
6 # SPDX-License-Identifier: Apache-2.0
9 bool "STM32 DMA driver"
17 Driver for STM32 DMA V1, V2, V2bis and BDMA types.
20 bool "STM32U5 serie DMA driver"
25 Enable DMA support mainly for stm32U5 family.
26 It differs from the DMA driver due to the GPDMA peripheral.
35 Enable DMA V1 support.
42 Enable DMA V2 or DMA V2bis support. With the versions V2 of DMA, the
43 peripheral request must be specified in the dma slot of the dma cell
[all …]
/Zephyr-Core-3.5.0/dts/bindings/dma/
Dst,stm32-dma-v2.yaml2 # SPDX-License-Identifier: Apache-2.0
5 STM32 DMA controller (V2)
7 It is present on stm32 devices like stm32L4 or stm32WB.
8 This DMA controller includes several channels with different requests.
9 DMA clients connected to the STM32 DMA controller must use the format
10 described in the dma.txt file, using a four-cell specifier for each
11 capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
12 DMA clients connected to the STM32 DMA controller must use the format
13 described in the dma.txt file, using a 3-cell specifier for each
14 channel: a phandle to the DMA controller plus the following four integer cells:
[all …]
Dst,stm32-dma.yaml2 # SPDX-License-Identifier: Apache-2.0
5 STM32 DMA controller
7 The STM32 DMA is a general-purpose direct memory access controller
8 capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
9 Each stm32 soc with a DMA is of a special version type, which could be
11 or V2 like stm32L4 soc or stm322WB, some also have DMAMUX controller
14 compatible: "st,stm32-dma"
16 include: dma-controller.yaml
27 description: If the DMA controller V1 supports memory to memory transfer
29 dma-offset:
[all …]
Dst,stm32-dmamux.yaml2 # SPDX-License-Identifier: Apache-2.0
5 STM32 DMAMUX controller
7 The STM32 DMAMUX is a direct memory access multiplexer
8 capable of supporting independent DMA channels.
9 DMAMUX clients connected to the STM32 DMA ultiplexer must use a two-cell specifier
10 for each dmamux channel: a phandle to the DMA multiplexer plus the following 2 integer cells:
11 1. channel: the mux channel from 0 to <dma-channels> - 1
13 3. channel-config: A 32bit mask specifying the DMA channel configuration
15 -bit 6-7 : Direction (see dma.h)
20 -bit 9 : Peripheral Increment Address
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/g0/
Dstm32g0b0.dtsi4 * SPDX-License-Identifier: Apache-2.0
11 compatible = "st,stm32g0b0", "st,stm32g0", "simple-bus";
13 pinctrl: pin-controller@50000000 {
15 compatible = "st,stm32-gpio";
16 gpio-controller;
17 #gpio-cells = <2>;
24 compatible = "st,stm32-usart", "st,stm32-uart";
33 compatible = "st,stm32-usart", "st,stm32-uart";
42 compatible = "st,stm32-timers";
47 interrupt-names = "global";
[all …]
Dstm32g0b1.dtsi3 * Copyright (c) 2021 G-Technologies Sdn. Bhd.
5 * SPDX-License-Identifier: Apache-2.0
12 compatible = "st,stm32g0b1", "st,stm32g0", "simple-bus";
15 clk_hsi48: clk-hsi48 {
16 #clock-cells = <0>;
17 compatible = "fixed-clock";
18 clock-frequency = <DT_FREQ_M(48)>;
23 pinctrl: pin-controller@50000000 {
25 compatible = "st,stm32-gpio";
26 gpio-controller;
[all …]
Dstm32g0.dtsi6 * Copyright (c) 2021 G-Technologies Sdn. Bhd.
8 * SPDX-License-Identifier: Apache-2.0
11 #include <arm/armv6-m.dtsi>
12 #include <zephyr/dt-bindings/clock/stm32g0_clock.h>
13 #include <zephyr/dt-bindings/gpio/gpio.h>
14 #include <zephyr/dt-bindings/i2c/i2c.h>
15 #include <zephyr/dt-bindings/pwm/pwm.h>
16 #include <zephyr/dt-bindings/dma/stm32_dma.h>
17 #include <zephyr/dt-bindings/adc/adc.h>
18 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/wl/
Dstm32wl.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv7-m.dtsi>
8 #include <zephyr/dt-bindings/clock/stm32wl_clock.h>
9 #include <zephyr/dt-bindings/gpio/gpio.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/lora/sx126x.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/adc/adc.h>
14 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
15 #include <zephyr/dt-bindings/dma/stm32_dma.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/wb/
Dstm32wb.dtsi5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv7-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32wb_clock.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
11 #include <zephyr/dt-bindings/i2c/i2c.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/adc/adc.h>
14 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
15 #include <zephyr/dt-bindings/dma/stm32_dma.h>
16 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/l4/
Dstm32l4.dtsi5 * SPDX-License-Identifier: Apache-2.0
9 #include <arm/armv7-m.dtsi>
10 #include <zephyr/dt-bindings/clock/stm32l4_clock.h>
11 #include <zephyr/dt-bindings/i2c/i2c.h>
12 #include <zephyr/dt-bindings/gpio/gpio.h>
13 #include <zephyr/dt-bindings/pwm/pwm.h>
14 #include <zephyr/dt-bindings/adc/adc.h>
15 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
16 #include <zephyr/dt-bindings/dma/stm32_dma.h>
17 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]
Dstm32l4p5.dtsi4 * SPDX-License-Identifier: Apache-2.0
9 #include <zephyr/dt-bindings/flash_controller/ospi.h>
11 /delete-node/ &quadspi;
19 compatible = "st,stm32l4p5", "st,stm32l4", "simple-bus";
22 clk_hsi48: clk-hsi48 {
23 #clock-cells = <0>;
24 compatible = "fixed-clock";
25 clock-frequency = <DT_FREQ_M(48)>;
30 flash-controller@40022000 {
32 erase-block-size = <4096>;
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/g4/
Dstm32g4.dtsi5 * SPDX-License-Identifier: Apache-2.0
9 #include <arm/armv7-m.dtsi>
10 #include <zephyr/dt-bindings/clock/stm32g4_clock.h>
11 #include <zephyr/dt-bindings/i2c/i2c.h>
12 #include <zephyr/dt-bindings/gpio/gpio.h>
13 #include <zephyr/dt-bindings/pwm/pwm.h>
14 #include <zephyr/dt-bindings/adc/adc.h>
15 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
16 #include <zephyr/dt-bindings/dma/stm32_dma.h>
17 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/c0/
Dstm32c0.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv6-m.dtsi>
8 #include <zephyr/dt-bindings/adc/adc.h>
9 #include <zephyr/dt-bindings/clock/stm32c0_clock.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
11 #include <zephyr/dt-bindings/i2c/i2c.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
14 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
15 #include <zephyr/dt-bindings/reset/stm32c0_reset.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/l5/
Dstm32l5.dtsi5 * SPDX-License-Identifier: Apache-2.0
9 #include <arm/armv8-m.dtsi>
10 #include <zephyr/dt-bindings/clock/stm32l4_clock.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/i2c/i2c.h>
13 #include <zephyr/dt-bindings/pwm/pwm.h>
14 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
15 #include <zephyr/dt-bindings/dma/stm32_dma.h>
16 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
17 #include <zephyr/dt-bindings/reset/stm32g4_l4_5_reset.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/h7/
Dstm32h7.dtsi6 * SPDX-License-Identifier: Apache-2.0
9 #include <arm/armv7-m.dtsi>
10 #include <zephyr/dt-bindings/clock/stm32h7_clock.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/i2c/i2c.h>
13 #include <zephyr/dt-bindings/pwm/pwm.h>
14 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
15 #include <zephyr/dt-bindings/dma/stm32_dma.h>
16 #include <zephyr/dt-bindings/adc/stm32h7_adc.h>
17 #include <zephyr/dt-bindings/reset/stm32h7_reset.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/l0/
Dstm32l0.dtsi5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv6-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32l0_clock.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/adc/adc.h>
14 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
15 #include <zephyr/dt-bindings/dma/stm32_dma.h>
16 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/h5/
Dstm32h5.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv8-m.dtsi>
9 #include <zephyr/dt-bindings/adc/adc.h>
10 #include <zephyr/dt-bindings/clock/stm32h5_clock.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/i2c/i2c.h>
13 #include <zephyr/dt-bindings/reset/stm32h5_reset.h>
14 #include <zephyr/dt-bindings/dma/stm32_dma.h>
15 #include <zephyr/dt-bindings/pwm/pwm.h>
16 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/mp1/
Dstm32mp157.dtsi5 * SPDX-License-Identifier: Apache-2.0
10 #include <arm/armv7-m.dtsi>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/clock/stm32_clock.h>
13 #include <zephyr/dt-bindings/i2c/i2c.h>
14 #include <zephyr/dt-bindings/pwm/pwm.h>
15 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
16 #include <zephyr/dt-bindings/dma/stm32_dma.h>
17 #include <zephyr/dt-bindings/reset/stm32mp1_reset.h>
18 #include <zephyr/dt-bindings/display/panel.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/u5/
Dstm32u5.dtsi6 * SPDX-License-Identifier: Apache-2.0
10 #include <arm/armv8-m.dtsi>
11 #include <zephyr/dt-bindings/adc/adc.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/clock/stm32u5_clock.h>
14 #include <zephyr/dt-bindings/gpio/gpio.h>
15 #include <zephyr/dt-bindings/i2c/i2c.h>
16 #include <zephyr/dt-bindings/flash_controller/ospi.h>
17 #include <zephyr/dt-bindings/reset/stm32u5_reset.h>
18 #include <zephyr/dt-bindings/dma/stm32_dma.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/f0/
Dstm32f0.dtsi5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv6-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32f0_clock.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
14 #include <zephyr/dt-bindings/dma/stm32_dma.h>
15 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
16 #include <zephyr/dt-bindings/reset/stm32f0_1_3_reset.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/f7/
Dstm32f7.dtsi5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv7-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32f7_clock.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
14 #include <zephyr/dt-bindings/dma/stm32_dma.h>
15 #include <zephyr/dt-bindings/adc/stm32f4_adc.h>
16 #include <zephyr/dt-bindings/reset/stm32f2_4_7_reset.h>
[all …]
/Zephyr-Core-3.5.0/boards/arm/nucleo_f103rb/doc/
Dindex.rst8 The STM32 Nucleo-64 development board with STM32F103RB MCU, supports Arduino and ST morpho connecti…
10 The STM32 Nucleo board provides an affordable, and flexible way for users to try out new concepts,
11 and build prototypes with the STM32 microcontroller, choosing from the various
15 expansion of the STM32 Nucleo open development platform with a wide choice of
18 The STM32 Nucleo board integrates the ST-LINK/V2-1 debugger and programmer.
20 The STM32 Nucleo board comes with the STM32 comprehensive software HAL library together
33 - STM32 microcontroller in QFP64 package
34 - Two types of extension resources:
36 - Arduino* Uno V3 connectivity
37 - ST morpho extension pin headers for full access to all STM32 I/Os
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/f3/
Dstm32f3.dtsi2 * Copyright (c) 2017 I-SENSE group of ICCS
5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv7-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32f3_clock.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
14 #include <zephyr/dt-bindings/dma/stm32_dma.h>
15 #include <zephyr/dt-bindings/reset/stm32f0_1_3_reset.h>
[all …]
/Zephyr-Core-3.5.0/boards/arm/nucleo_f756zg/doc/
Dindex.rst9 The STM32 Nucleo-144 boards offer combinations of performance and power that
14 The Arduino-compatible ST Zio connector expands functionality of the Nucleo
18 The STM32 Nucleo-144 board does not require any separate probe as it integrates
19 the ST-LINK/V2-1 debugger/programmer.
21 The STM32 Nucleo-144 board comes with the STM32 comprehensive free software
26 - STM32 microcontroller in LQFP144 package
27 - Ethernet compliant with IEEE-802.3-2002 (depending on STM32 support)
28 - USB OTG or full-speed device (depending on STM32 support)
29 - 3 user LEDs
30 - 2 user and reset push-buttons
[all …]
/Zephyr-Core-3.5.0/boards/arm/nucleo_f091rc/doc/
Dindex.rst8 The STM32 Nucleo-64 development board with STM32F091RC MCU, supports Arduino and ST morpho connecti…
10 The STM32 Nucleo board provides an affordable, and flexible way for users to try out new concepts,
11 and build prototypes with the STM32 microcontroller, choosing from the various
15 expansion of the STM32 Nucleo open development platform with a wide choice of
18 The STM32 Nucleo board integrates the ST-LINK/V2-1 debugger and programmer.
20 The STM32 Nucleo board comes with the STM32 comprehensive software HAL library together
33 - STM32 microcontroller in QFP64 package
34 - Two types of extension resources:
36 - Arduino* Uno V3 connectivity
37 - ST morpho extension pin headers for full access to all STM32 I/Os
[all …]

1234