Home
last modified time | relevance | path

Searched +full:reg +full:- +full:shift (Results 1 – 25 of 105) sorted by relevance

12345

/Zephyr-Core-3.7.0/drivers/sensor/bosch/bma4xx/
Dbma4xx_emul.c3 * SPDX-License-Identifier: Apache-2.0
38 struct bma4xx_emul_data *data = target->data; in bma4xx_emul_set_reg()
41 memcpy(data->regs + reg_addr, val, count); in bma4xx_emul_set_reg()
46 struct bma4xx_emul_data *data = target->data; in bma4xx_emul_get_reg()
49 memcpy(val, data->regs + reg_addr, count); in bma4xx_emul_get_reg()
55 struct bma4xx_emul_data *data = target->data; in bma4xx_emul_get_interrupt_config()
57 *int1_io_ctrl = data->regs[BMA4XX_REG_INT1_IO_CTRL]; in bma4xx_emul_get_interrupt_config()
58 *latched_mode = data->regs[BMA4XX_REG_INT_LATCH]; in bma4xx_emul_get_interrupt_config()
59 return data->regs[BMA4XX_REG_INT_MAP_DATA]; in bma4xx_emul_get_interrupt_config()
62 static int bma4xx_emul_read_byte(const struct emul *target, int reg, uint8_t *val, int bytes) in bma4xx_emul_read_byte() argument
[all …]
/Zephyr-Core-3.7.0/drivers/sensor/tdk/icm42688/
Dicm42688_emul.c3 * SPDX-License-Identifier: Apache-2.0
22 uint8_t reg[NUM_REGS]; member
31 struct icm42688_emul_data *data = target->data; in icm42688_emul_set_reg()
34 memcpy(data->reg + reg_addr, val, count); in icm42688_emul_set_reg()
39 struct icm42688_emul_data *data = target->data; in icm42688_emul_get_reg()
42 memcpy(val, data->reg + reg_addr, count); in icm42688_emul_get_reg()
47 struct icm42688_emul_data *data = target->data; in icm42688_emul_handle_write()
53 memset(data->reg, 0, NUM_REGS); in icm42688_emul_handle_write()
54 /* Initialized the who-am-i register */ in icm42688_emul_handle_write()
55 data->reg[REG_WHO_AM_I] = WHO_AM_I_ICM42688; in icm42688_emul_handle_write()
[all …]
/Zephyr-Core-3.7.0/dts/arm64/ti/
Dti_am62x_a53.dtsi4 * SPDX-License-Identifier: Apache-2.0
9 #include <arm64/armv8-a.dtsi>
10 #include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
11 #include <zephyr/dt-bindings/pinctrl/ti-k3-pinctrl.h>
14 #address-cells = <1>;
15 #size-cells = <1>;
18 #address-cells = <1>;
19 #size-cells = <0>;
23 compatible = "arm,cortex-a53";
24 reg = <0>;
[all …]
/Zephyr-Core-3.7.0/include/zephyr/dt-bindings/pinctrl/renesas/
Dpinctrl-rcar-common.h2 * Copyright (c) 2021-2023 IoT.bzh
4 * SPDX-License-Identifier: Apache-2.0
16 * @param shift the bit shift for this alternate function.
20 * Function shift [ 4 : 8 ]
25 #define IPSR(bank, shift, func) (((bank) << 10U) | ((shift) << 4U) | (func)) argument
46 * reg is here an index for the base address.
49 #define IPnSR(bank, reg, shift, func) \ argument
50 IPSR(((reg) << 5U) | (bank), shift, func)
52 #define IP0SR0(shift, func) IPnSR(0, 0, shift, func) argument
53 #define IP1SR0(shift, func) IPnSR(1, 0, shift, func) argument
[all …]
/Zephyr-Core-3.7.0/drivers/sensor/bosch/bmi160/
Demul_bmi160.c4 * SPDX-License-Identifier: Apache-2.0
27 /** Run-time data used by the emulator */
37 uint8_t *reg; member
51 const struct bmi160_emul_cfg *cfg = target->cfg; in emul_bmi160_get_reg_value()
54 return -EINVAL; in emul_bmi160_get_reg_value()
57 memcpy(out, cfg->reg + reg_number, count); in emul_bmi160_get_reg_value()
63 struct bmi160_emul_data *data = target->data; in reg_write()
64 const struct bmi160_emul_cfg *cfg = target->cfg; in reg_write()
67 cfg->reg[regn] = val; in reg_write()
89 int shift; in reg_write() local
[all …]
/Zephyr-Core-3.7.0/drivers/sensor/asahi_kasei/akm09918c/
Dakm09918c_emul.c3 * SPDX-License-Identifier: Apache-2.0
25 uint8_t reg[NUM_REGS]; member
34 struct akm09918c_emul_data *data = target->data; in akm09918c_emul_set_reg()
37 memcpy(data->reg + reg_addr, val, count); in akm09918c_emul_set_reg()
42 struct akm09918c_emul_data *data = target->data; in akm09918c_emul_get_reg()
45 memcpy(val, data->reg + reg_addr, count); in akm09918c_emul_get_reg()
50 struct akm09918c_emul_data *data = target->data; in akm09918c_emul_reset()
52 memset(data->reg, 0, NUM_REGS); in akm09918c_emul_reset()
53 data->reg[AKM09918C_REG_WIA1] = AKM09918C_WIA1; in akm09918c_emul_reset()
54 data->reg[AKM09918C_REG_WIA2] = AKM09918C_WIA2; in akm09918c_emul_reset()
[all …]
/Zephyr-Core-3.7.0/drivers/sensor/amd_sb_tsi/
Dsb_tsi_emul.c3 * SPDX-License-Identifier: Apache-2.0
21 uint8_t reg[NUM_REGS]; member
24 static void sb_tsi_emul_set_reg(const struct emul *target, uint8_t reg, uint8_t val) in sb_tsi_emul_set_reg() argument
26 struct sb_tsi_emul_data *data = target->data; in sb_tsi_emul_set_reg()
28 __ASSERT_NO_MSG(reg < NUM_REGS); in sb_tsi_emul_set_reg()
29 data->reg[reg] = val; in sb_tsi_emul_set_reg()
32 static uint8_t sb_tsi_emul_get_reg(const struct emul *target, uint8_t reg) in sb_tsi_emul_get_reg() argument
34 struct sb_tsi_emul_data *data = target->data; in sb_tsi_emul_get_reg()
36 __ASSERT_NO_MSG(reg < NUM_REGS); in sb_tsi_emul_get_reg()
37 return data->reg[reg]; in sb_tsi_emul_get_reg()
[all …]
/Zephyr-Core-3.7.0/drivers/sensor/f75303/
Df75303_emul.c3 * SPDX-License-Identifier: Apache-2.0
22 uint8_t reg[NUM_REGS]; member
28 static void f75303_emul_set_reg(const struct emul *target, uint8_t reg, uint8_t val) in f75303_emul_set_reg() argument
30 struct f75303_emul_data *data = target->data; in f75303_emul_set_reg()
32 __ASSERT_NO_MSG(reg < NUM_REGS); in f75303_emul_set_reg()
33 data->reg[reg] = val; in f75303_emul_set_reg()
36 static uint8_t f75303_emul_get_reg(const struct emul *target, uint8_t reg) in f75303_emul_get_reg() argument
38 struct f75303_emul_data *data = target->data; in f75303_emul_get_reg()
40 __ASSERT_NO_MSG(reg < NUM_REGS); in f75303_emul_get_reg()
41 return data->reg[reg]; in f75303_emul_get_reg()
[all …]
/Zephyr-Core-3.7.0/include/zephyr/dt-bindings/clock/
Dstm32l1_clock.h4 * SPDX-License-Identifier: Apache-2.0
40 * - reg (1/2/3) [ 0 : 7 ]
41 * - shift (0..31) [ 8 : 12 ]
42 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
43 * - val (0..7) [ 16 : 18 ]
45 * @param reg RCC_CCIPRx register offset
46 * @param shift Position within RCC_CCIPRx.
50 #define STM32_CLOCK(val, mask, shift, reg) \ argument
51 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
52 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32f1_clock.h4 * SPDX-License-Identifier: Apache-2.0
42 * - reg (1/2/3) [ 0 : 7 ]
43 * - shift (0..31) [ 8 : 12 ]
44 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
45 * - val (0..7) [ 16 : 18 ]
47 * @param reg RCC_CFGRx register offset
48 * @param shift Position within RCC_CFGRx.
52 #define STM32_CLOCK(val, mask, shift, reg) \ argument
53 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
54 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32f4_clock.h4 * SPDX-License-Identifier: Apache-2.0
53 * - reg (1/2/3) [ 0 : 7 ]
54 * - shift (0..31) [ 8 : 12 ]
55 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
56 * - val (0..7) [ 16 : 18 ]
58 * @param reg RCC_CFGRx register offset
59 * @param shift Position within RCC_CFGRx.
63 #define STM32_CLOCK(val, mask, shift, reg) \ argument
64 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
65 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32f0_clock.h4 * SPDX-License-Identifier: Apache-2.0
45 * - reg (1/2/3) [ 0 : 7 ]
46 * - shift (0..31) [ 8 : 12 ]
47 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
48 * - val (0..7) [ 16 : 18 ]
50 * @param reg RCC_CFGRx register offset
51 * @param shift Position within RCC_CFGRx.
55 #define STM32_CLOCK(val, mask, shift, reg) \ argument
56 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
57 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32l0_clock.h4 * SPDX-License-Identifier: Apache-2.0
46 * - reg (1/2/3) [ 0 : 7 ]
47 * - shift (0..31) [ 8 : 12 ]
48 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
49 * - val (0..7) [ 16 : 18 ]
51 * @param reg RCC_CCIPRx register offset
52 * @param shift Position within RCC_CCIPRx.
56 #define STM32_CLOCK(val, mask, shift, reg) \ argument
57 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
58 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32c0_clock.h4 * SPDX-License-Identifier: Apache-2.0
44 * - reg (1/2/3) [ 0 : 7 ]
45 * - shift (0..31) [ 8 : 12 ]
46 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
47 * - val (0..7) [ 16 : 18 ]
49 * @param reg RCC_CCIPRx register offset
50 * @param shift Position within RCC_CCIPRx.
54 #define STM32_CLOCK(val, mask, shift, reg) \ argument
55 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
56 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32wb_clock.h4 * SPDX-License-Identifier: Apache-2.0
53 * - reg (1/2/3) [ 0 : 7 ]
54 * - shift (0..31) [ 8 : 12 ]
55 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
56 * - val (0..7) [ 16 : 18 ]
58 * @param reg RCC_CCIPRx register offset
59 * @param shift Position within RCC_CCIPRx.
63 #define STM32_CLOCK(val, mask, shift, reg) \ argument
64 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
65 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32wl_clock.h4 * SPDX-License-Identifier: Apache-2.0
53 * - reg (1/2/3) [ 0 : 7 ]
54 * - shift (0..31) [ 8 : 12 ]
55 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
56 * - val (0..7) [ 16 : 18 ]
58 * @param reg RCC_CCIPRx register offset
59 * @param shift Position within RCC_CCIPRx.
63 #define STM32_CLOCK(val, mask, shift, reg) \ argument
64 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
65 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32f3_clock.h4 * SPDX-License-Identifier: Apache-2.0
46 * - reg (1/2/3) [ 0 : 7 ]
47 * - shift (0..31) [ 8 : 12 ]
48 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
49 * - val (0..7) [ 16 : 18 ]
51 * @param reg RCC_CFGRx register offset
52 * @param shift Position within RCC_CFGRx.
56 #define STM32_CLOCK(val, mask, shift, reg) \ argument
57 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
58 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
Dstm32wba_clock.h4 * SPDX-License-Identifier: Apache-2.0
45 * - reg (1/2/3) [ 0 : 7 ]
46 * - shift (0..31) [ 8 : 12 ]
47 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
48 * - val (0..7) [ 16 : 18 ]
50 * @param reg RCC_CCIPRx register offset
51 * @param shift Position within RCC_CCIPRx.
65 #define STM32_CLOCK(val, mask, shift, reg) \ argument
66 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
67 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
/Zephyr-Core-3.7.0/include/zephyr/dt-bindings/adc/
Dstm32_adc.h4 * SPDX-License-Identifier: Apache-2.0
9 #include <zephyr/dt-bindings/adc/adc.h>
25 * - reg (0..0xFF) [ 0 : 7 ]
26 * - shift (0..31) [ 8 : 12 ]
27 * - mask (0x1, 0x3, 0x7) [ 13 : 15 ]
28 * - reg_val (0..7) [ 16 : 18 ]
29 * - real_val (0..8191) [ 19 : 31 ]
31 * @param reg ADC_x register offset
32 * @param shift Position within ADC_x.
37 #define STM32_ADC(real_val, reg_val, mask, shift, reg) \ argument
[all …]
/Zephyr-Core-3.7.0/dts/arm/broadcom/
Dvalkyrie.dtsi1 /* SPDX-License-Identifier: Apache-2.0 */
6 #include <arm/armv7-m.dtsi>
7 #include <broadcom/valkyrie-irq.h>
11 #address-cells = <1>;
12 #size-cells = <0>;
16 compatible = "arm,cortex-m7";
17 reg = <0>;
18 #address-cells = <1>;
19 #size-cells = <1>;
22 compatible = "arm,armv7m-mpu";
[all …]
/Zephyr-Core-3.7.0/dts/arc/synopsys/
Darc_hs4xd.dtsi4 * SPDX-License-Identifier: Apache-2.0
9 #include <zephyr/dt-bindings/i2c/i2c.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
14 #address-cells = <1>;
15 #size-cells = <0>;
20 reg = <0>;
26 reg = <1>;
32 reg = <2>;
38 reg = <3>;
43 intc: arcv2-intc {
[all …]
Darc_hsdk.dtsi4 * SPDX-License-Identifier: Apache-2.0
9 #include <zephyr/dt-bindings/i2c/i2c.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
14 #address-cells = <1>;
15 #size-cells = <0>;
20 reg = <0>;
26 reg = <1>;
32 reg = <2>;
38 reg = <3>;
43 intc: arcv2-intc {
[all …]
/Zephyr-Core-3.7.0/dts/common/broadcom/
Dviper-common.dtsi4 * SPDX-License-Identifier: Apache-2.0
11 reg = <0x00400000 0x80000>;
16 reg = <0x40020000 0x400>;
17 clock-frequency = <25000000>;
18 reg-shift = <2>;
24 reg = <0x48100000 0x400>;
25 clock-frequency = <100000000>;
26 reg-shift = <2>;
31 compatible = "arm,dma-pl330";
32 reg = <0x48300000 0x2000>,
[all …]
/Zephyr-Core-3.7.0/dts/bindings/serial/
Dns16550.yaml5 include: [uart-controller.yaml, pcie-device.yaml, pinctrl-device.yaml, reset-device.yaml]
8 reg-shift:
11 description: quantity to shift the register offsets by
21 io-mapped:
/Zephyr-Core-3.7.0/boards/qemu/arc/
Dqemu_arc.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
17 #address-cells = <1>;
18 #size-cells = <0>;
21 intc: arcv2-intc {
22 compatible = "snps,arcv2-intc";
23 interrupt-controller;
24 #interrupt-cells = <2>;
28 compatible = "snps,arc-timer";
30 interrupt-parent = <&intc>;
[all …]

12345