Home
last modified time | relevance | path

Searched full:ps2 (Results 1 – 25 of 48) sorted by relevance

12

/Zephyr-Core-3.5.0/drivers/ps2/
DKconfig6 menuconfig PS2 config
11 if PS2
13 source "drivers/ps2/Kconfig.xec"
14 source "drivers/ps2/Kconfig.npcx"
16 module = PS2
17 module-str = ps2
28 endif # PS2
DKconfig.xec1 # Microchip XEC PS2 configuration options
7 bool "XEC Microchip PS2 driver"
11 Enable the Microchip XEC PS2 IO driver. The driver also
DKconfig.npcx1 # NPCX PS2 configuration options
7 bool "Nuvoton NPCX embedded controller (EC) PS2 driver"
11 Enable the NPCX family PS2 driver. It provides four PS/2 channels.
Dps2_mchp_xec.c23 #include <zephyr/drivers/ps2.h>
124 /* In case the self test for a PS2 device already finished and in ps2_xec_configure()
160 /* Allow the PS2 controller to complete a RX transaction. This in ps2_xec_write()
163 * transaction to complete. The PS2 block has a single in ps2_xec_write()
174 LOG_DBG("PS2 write timed out"); in ps2_xec_write()
180 /* Inhibit ps2 controller and clear status register */ in ps2_xec_write()
243 /* Disable PS2 wake interrupt in ps2_xec_pm_action()
251 LOG_ERR("Fail to disable PS2 wake interrupt (ret %d)", ret); in ps2_xec_pm_action()
264 /* Enable PS2 wake interrupt in ps2_xec_pm_action()
274 LOG_ERR("Fail to enable PS2 wake interrupt(ret %d)", ret); in ps2_xec_pm_action()
[all …]
DCMakeLists.txt3 zephyr_syscall_header(${ZEPHYR_BASE}/include/zephyr/drivers/ps2.h)
Dps2_npcx_channel.c21 #include <zephyr/drivers/ps2.h>
92 LOG_ERR("PS2 pinctrl setup failed (%d)", ret); in ps2_npcx_channel_init()
/Zephyr-Core-3.5.0/samples/drivers/ps2/
Dsample.yaml2 name: PS2 driver sample
4 sample.drivers.espi.ps2:
7 - ps2
17 filter: dt_compat_enabled("microchip,xec-ps2")
DREADME.rst1 .. zephyr:code-sample:: ps2
11 Callbacks are registered that will write to the console indicating PS2 events.
/Zephyr-Core-3.5.0/dts/bindings/ps2/
Dmicrochip,xec-ps2.yaml6 compatible: "microchip,xec-ps2"
8 include: [ps2.yaml, pinctrl-device.yaml]
27 description: PS2 PCR register index and bit position
31 description: GPIO configured as PS2 DAT wake source
Dnuvoton,npcx-ps2-ctrl.yaml6 compatible: "nuvoton,npcx-ps2-ctrl"
10 bus: ps2
Dps2.yaml8 bus: ps2
Dnuvoton,npcx-ps2-channel.yaml6 compatible: "nuvoton,npcx-ps2-channel"
/Zephyr-Core-3.5.0/soc/arm/microchip_mec/common/reg/
Dmec_ps2.h14 * PS2 TRX Buffer register
20 /* PS2 Control register */
28 /* Enable PS2 state machine */
50 /* PS2 Status register */
79 /* PS2 Protocol bit positions */
/Zephyr-Core-3.5.0/include/zephyr/drivers/
Dps2.h44 * PS2 driver API definition and system call entry points
67 * @brief Configure a ps2 instance.
92 * @param value Data for the PS2 device.
175 #include <syscalls/ps2.h>
/Zephyr-Core-3.5.0/samples/drivers/ps2/boards/
Dmec172xmodular_assy6930.overlay9 ps2-port0 = &ps2_0;
Dmec172xevb_assy6906.overlay14 ps2-port0 = &ps2_0;
Dnpcx7m6fb_evb.overlay9 ps2-port0 = &ps2_channel0;
Dnpcx9m6f_evb.overlay9 ps2-port0 = &ps2_channel0;
Dmec15xxevb_assy6853.overlay19 ps2-port0 = &ps2_0;
Dmec1501modular_assy6885.overlay19 ps2-port0 = &ps2_0;
/Zephyr-Core-3.5.0/soc/arm/microchip_mec/mec1501/
DKconfig.defconfig.mec1501hsz20 depends on PS2
/Zephyr-Core-3.5.0/dts/bindings/mtd/
Dmicrochip,xec-eeprom.yaml24 description: PS2 PCR register index and bit position
/Zephyr-Core-3.5.0/soc/arm/microchip_mec/mec172x/
DKconfig.defconfig.series34 depends on PS2
/Zephyr-Core-3.5.0/doc/hardware/peripherals/
Dindex.rst45 ps2.rst
/Zephyr-Core-3.5.0/dts/arm/nuvoton/npcx/
Dnpcx.dtsi500 ps2_ctrl0: ps2@400b1000 {
501 compatible = "nuvoton,npcx-ps2-ctrl";
506 /* PS2 Channels - Please use them as PS2 node */
508 compatible = "nuvoton,npcx-ps2-channel";
514 compatible = "nuvoton,npcx-ps2-channel";
520 compatible = "nuvoton,npcx-ps2-channel";
526 compatible = "nuvoton,npcx-ps2-channel";

12