Searched full:posedge (Results 1 – 2 of 2) sorted by relevance
40 mode. Otherwise, data will be aligned to the posedge of the controller's89 bytes from posedge and negedge of a single DQS cycle needs to be swapped.
110 always @(posedge clk_50 or negedge fpga_reset_n)
