Home
last modified time | relevance | path

Searched +full:permission +full:- +full:flags (Results 1 – 25 of 57) sorted by relevance

123

/Zephyr-latest/include/zephyr/dt-bindings/reserved-memory/
Dnordic-owned-memory.h3 * SPDX-License-Identifier: Apache-2.0
9 #include <zephyr/dt-bindings/dt-util.h>
12 * @name Basic memory permission flags.
22 /** Secure-only. */
24 /** Non-secure-callable. */
32 * @name Memory permission flag combinations.
33 * @note NRF_PERM_NSC overrides all other flags, so it is not included here.
/Zephyr-latest/dts/bindings/reserved-memory/
Dnordic,owned-memory.yaml2 # SPDX-License-Identifier: Apache-2.0
7 Memory region with permission attributes. Each enabled region of this kind
13 reserved-memory {
15 compatible = "nordic,owned-memory";
36 compatible: "nordic,owned-memory"
38 include: [base.yaml, "zephyr,memory-common.yaml"]
47 Array of (owner-id, permission-flags) pairs, where:
49 - Owner ID represents the domain that will have access to this memory.
53 - Permissions are encoded as a 32-bit bitfield, using the flags found in
54 include/zephyr/dt-bindings/reserved-memory/nordic-owned-memory.h,
[all …]
/Zephyr-latest/doc/kernel/usermode/
Dkernelobjects.rst29 Permission on an object also has the semantics of a reference to an object.
36 may be called to release any runtime-allocated buffers the object was using.
52 * The object must be declared as a top-level global at build time, such that it
54 with static scope. The post-build script :ref:`gen_kobject_list.py` scans the
60 must not be located in any memory partitions that are user-accessible.
71 information will be printed if the script is run with the ``--verbose`` flag,
88 may drop their own permission on an object with
96 the access control aspects of the permission system are not enforced.
101 The :ref:`gen_kobject_list.py` script is a post-build step which finds all the
110 with a constant-time lookup in this table.
[all …]
/Zephyr-latest/include/zephyr/arch/arm64/
Darm_mmu.h5 * SPDX-License-Identifier: Apache-2.0
36 /* More flags from user's perspective are supported using remaining bits
47 * attrs[9] : non-Global mapping (nG)
48 * attrs[10]: Paged-out mapping
138 /* Convenience macros to represent the ARMv8-A-specific
139 * configuration for memory access permission and
140 * cache-ability attribution.
195 * (access permissions and cache-ability).
199 * is an uint32_t composed by permission and attribute flags
203 /* Read-Write access permission attributes */
[all …]
/Zephyr-latest/include/zephyr/xen/public/
Dgrant_table.h1 /* SPDX-License-Identifier: MIT */
7 * page-ownership transfers.
9 * Permission is hereby granted, free of charge, to any person obtaining a copy
16 * The above copyright notice and this permission notice shall be included in
50 * This capability-based system allows shared-memory communications
62 /* Some rough guidelines on accessing and updating grant-table entries
63 * in a concurrency-safe manner. For more information, Linux contains a
65 …* http://git.kernel.org/?p=linux/kernel/git/torvalds/linux.git;a=blob;f=drivers/xen/grant-table.c;…
67 * NB. WMB is a no-op on current-generation x86 processors. However, a
71 * 1. Write ent->domid.
[all …]
Dmemory.h1 /* SPDX-License-Identifier: MIT */
8 * Permission is hereby granted, free of charge, to any person obtaining a copy
15 * The above copyright notice and this permission notice shall be included in
57 /* XENMEMF flags. */
117 * Device mmio region ARM only; the region is mapped in Stage-2 using the
118 * Normal Memory Inner/Outer Write-Back Cacheable memory attribute.
/Zephyr-latest/drivers/mm/
Dmm_drv_intel_adsp_mtl_tlb.c4 * SPDX-License-Identifier: Apache-2.0
68 * @param vaddr Page-aligned virutal address.
73 return (POINTER_TO_UINT(vaddr) - CONFIG_KERNEL_VM_BASE) / in get_tlb_entry_idx()
85 uint32_t phys_offset = pa - L2_SRAM_BASE; in get_hpsram_bank_idx()
91 * Convert the SYS_MM_MEM_PERM_* flags into TLB entry permission bits.
93 * @param flags Access flags (SYS_MM_MEM_PERM_*)
94 * @return TLB entry permission bits
96 static uint16_t flags_to_tlb_perms(uint32_t flags) in flags_to_tlb_perms() argument
101 if ((flags & SYS_MM_MEM_PERM_RW) == SYS_MM_MEM_PERM_RW) { in flags_to_tlb_perms()
105 if ((flags & SYS_MM_MEM_PERM_EXEC) == SYS_MM_MEM_PERM_EXEC) { in flags_to_tlb_perms()
[all …]
/Zephyr-latest/lib/posix/options/
Dfnmatch.c1 /* SPDX-License-Identifier: BSD-3-Clause */
22 * without specific prior written permission.
38 * Function fnmatch() as specified in POSIX 1003.2-1992, section B.6.
51 static inline int foldcase(int ch, int flags) in foldcase() argument
54 if ((flags & FNM_CASEFOLD) != 0 && isupper(ch)) { in foldcase()
61 #define FOLDCASE(ch, flags) foldcase((unsigned char)(ch), (flags)) argument
63 static const char *rangematch(const char *pattern, int test, int flags) in rangematch() argument
74 * character produces unspecified results (IEEE 1003.2-1992, in rangematch()
84 for (need = true, ok = false, c = FOLDCASE(*pattern++, flags); c != ']' || need; in rangematch()
85 c = FOLDCASE(*pattern++, flags)) { in rangematch()
[all …]
/Zephyr-latest/include/zephyr/net/http/
Dparser.h1 /* SPDX-License-Identifier: MIT */
5 * Permission is hereby granted, free of charge, to any person obtaining a copy
12 * The above copyright notice and this permission notice shall be included in
59 * environment (e.g. -DHTTP_MAX_HEADER_SIZE=<value>). To remove
61 * to a very large number (e.g. -DHTTP_MAX_HEADER_SIZE=0x7fffffff)
71 /* Callbacks should return non-zero to indicate an error. The parser will
77 * HEAD request which may contain 'Content-Length' or 'Transfer-Encoding:
95 /* Flag values for http_parser.flags field */
96 enum flags { enum
144 #define HTTP_PARSER_ERRNO(p) ((enum http_errno) (p)->http_errno)
[all …]
/Zephyr-latest/arch/arm/core/mmu/
Darm_mmu.c4 * This implementation supports the Short-descriptor translation
11 * the read permission flag is always implied.
14 * ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition,
18 * SPDX-License-Identifier: Apache-2.0
25 #include <zephyr/linker/linker-defs.h>
39 /* Level 1 page table: always required, must be 16k-aligned */
70 * cacheable, read / write and non-executable
84 /* The code needs to have write permission in order for
95 /* Mark rodata segment cacheable, read only and non-executable */
104 /* Mark nocache segment read / write and non-executable */
[all …]
/Zephyr-latest/include/zephyr/kernel/
Dmm.h4 * SPDX-License-Identifier: Apache-2.0
36 /** Write-through caching. Used by certain drivers. */
39 /** Full write-back caching. Any RAM mapped wants this. */
43 * ARM64 Specific flags are defined in arch/arm64/arm_mem.h,
44 * pay attention to be not conflicted when updating these flags.
47 /** Reserved bits for cache modes in k_map() flags argument */
48 #define K_MEM_CACHE_MASK (BIT(3) - 1)
53 * @name Region permission attributes.
55 * Default is read-only, no user, no exec
60 /** Region will have read/write access (and not read-only) */
[all …]
/Zephyr-latest/arch/x86/
Dgen_gdt.py5 # SPDX-License-Identifier: Apache-2.0
13 which is a link of the Zephyr kernel without various build-time
22 - Memory addresses of the Main and Double Fault TSS structures
24 - Memory addresses of where the GDT lives in memory, so that this
26 - whether userspace or HW stack protection are enabled in Kconfig
30 we generate flat 32-bit code and data segments. If hardware-
32 we additionally create descriptors for the main and double-
34 double-fault handling. If userspace is enabled, we also create
55 """Display debug message if --verbose"""
70 ACCESS_RW = 1 << 1 # read or write permission
[all …]
/Zephyr-latest/kernel/
Duserspace.c4 * SPDX-License-Identifier: Apache-2.0
21 #include <zephyr/sys/libc-hooks.h>
25 #include <zephyr/linker/linker-defs.h>
44 * non-recursive. Rather than try to redesign as part of
55 /* On ARM & ARC MPU & RISC-V PMP we may have two different alignment requirement
86 /* -fdata-sections doesn't work right except in very recent in otype_to_str()
92 /* otype-to-str.h is generated automatically during build by in otype_to_str()
98 #include <zephyr/otype-to-str.h> in otype_to_str()
126 __ASSERT(obj->type == K_OBJ_THREAD_STACK_ELEMENT, in z_priv_stack_find()
129 return obj->data.stack_data->priv; in z_priv_stack_find()
[all …]
/Zephyr-latest/soc/microchip/mec/mec15xx/
Dsoc_espi_saf_v1.h4 * SPDX-License-Identifier: Apache-2.0
60 /* QMSPI descriptors 12-15 for all SPI flash devices */
64 * QMSPI descriptors 12-13 are exit continuous mode
84 * QMSPI descriptors 14-15 are poll 16-bit flash status
106 /* SAF Pre-fetch optimization mode */
112 * SAF Opcode 32-bit register value.
113 * Each byte contain a SPI flash 8-bit opcode.
117 * op0 = SPI flash write-enable opcode
127 * op0 = SPI flash read 1-4-4 continuous mode opcode
128 * op1 = SPI flash op0 mode byte value for non-continuous mode
[all …]
/Zephyr-latest/subsys/llext/
Dllext_mem.c5 * SPDX-License-Identifier: Apache-2.0
38 ext->mem_parts[mem_idx].start = start; in llext_init_mem_part()
39 ext->mem_parts[mem_idx].size = len; in llext_init_mem_part()
43 ext->mem_parts[mem_idx].attr = K_MEM_PARTITION_P_RX_U_RX; in llext_init_mem_part()
47 ext->mem_parts[mem_idx].attr = K_MEM_PARTITION_P_RW_U_RW; in llext_init_mem_part()
50 ext->mem_parts[mem_idx].attr = K_MEM_PARTITION_P_RO_U_RO; in llext_init_mem_part()
66 if (!ldr->sects[mem_idx].sh_size) { in llext_copy_section()
69 ext->mem_size[mem_idx] = ldr->sects[mem_idx].sh_size; in llext_copy_section()
72 if (ldr->sects[mem_idx].sh_type != SHT_NOBITS) { in llext_copy_section()
74 ext->mem[mem_idx] = llext_peek(ldr, ldr->sects[mem_idx].sh_offset); in llext_copy_section()
[all …]
/Zephyr-latest/subsys/logging/backends/
Dlog_backend_ble.c4 * SPDX-License-Identifier: Apache-2.0
14 #define LOG_BACKEND_BLE_BUF_SIZE (CONFIG_BT_L2CAP_TX_MTU - ATT_NOTIFY_SIZE)
120 const uint16_t attr_data_len = mtu_size - ATT_NOTIFY_SIZE; in line_out()
147 uint32_t flags = LOG_OUTPUT_FLAG_FORMAT_SYSLOG | LOG_OUTPUT_FLAG_TIMESTAMP; in process() local
155 log_output_func(&log_output_ble, &msg->log, flags); in process()
183 * @return Zephyr permission denied
188 return -EACCES; in backend_ready()
/Zephyr-latest/include/zephyr/net/
Dsocket.h9 * Copyright (c) 2017-2018 Linaro Limited
12 * SPDX-License-Identifier: Apache-2.0
75 /** zsock_recv/zsock_send: Override operation to non-blocking */
85 /* Well-known values, e.g. from Linux man 2 shutdown:
118 /** Write-only socket option to set hostname. It accepts a string containing
129 /** Read-only socket option to read a ciphersuite chosen during TLS handshake.
134 /** Write-only socket option to set peer verification level for TLS connection.
137 * - 0 - none
138 * - 1 - optional
139 * - 2 - required
[all …]
/Zephyr-latest/lib/posix/options/getopt/
Dgetopt_long.c7 * Permission to use, copy, modify, and distribute this software for any
9 * copyright notice and this permission notice appear in all copies.
21 * Materiel Command, USAF, under agreement number F39502-99-1-0512.
61 #define PRINT_ERROR ((state->opterr) && (*options != ':'))
63 #define FLAG_PERMUTE 0x01 /* permute non-options to the end of argv */
64 #define FLAG_ALLARGS 0x02 /* treat non-options as args to option "-1" */
75 #define NO_PREFIX (-1)
90 #define RECARGCHAR "option requires an argument -- %c"
91 #define ILLOPTCHAR "illegal option -- %c" /* From P1003.2 */
94 #define GNUOPTCHAR "invalid option -- %c"
[all …]
/Zephyr-latest/include/zephyr/arch/arm/mpu/
Darm_mpu_v8.h5 * SPDX-License-Identifier: Apache-2.0
10 /* Convenience macros to represent the ARMv8-M-specific
11 * configuration for memory access permission and
12 * cache-ability attribution.
66 /* Attribute flag for not-allowing execution (eXecute Never) */
69 /* Attribute flags for share-ability */
82 (((base & MPU_RBAR_BASE_Msk) + size - 1) & MPU_RLAR_LIMIT_Msk)
84 /* Attribute flags for cache-ability */
116 #define NORMAL_O_WT_NT 0x80 /* Normal, Outer Write-through non-transient */
117 #define NORMAL_O_WB_NT 0xC0 /* Normal, Outer Write-back non-transient */
[all …]
/Zephyr-latest/arch/arm64/core/
Dmmu.c7 * SPDX-License-Identifier: Apache-2.0
22 #include <zephyr/linker/linker-defs.h>
63 unsigned int i = (pte - xlat_tables) / Ln_XLAT_NUM_ENTRIES; in table_index()
78 MMU_DEBUG("table [%d]%p: usage %#x -> %#x\n", i, table, prev_count, new_count); in table_usage()
101 table_usage(table, -ref_unit); in dec_table_ref()
175 bool aligned = (desc & PTE_PHYSADDR_MASK & (level_size - 1)) == 0; in is_desc_block_aligned()
200 MMU_DEBUG("---\n"); in debug_show_pte()
218 MMU_DEBUG("[paged-out] "); in debug_show_pte()
225 MMU_DEBUG((*pte & PTE_BLOCK_DESC_AP_RO) ? "-RO" : "-RW"); in debug_show_pte()
226 MMU_DEBUG((*pte & PTE_BLOCK_DESC_NS) ? "-NS" : "-S"); in debug_show_pte()
[all …]
/Zephyr-latest/soc/microchip/mec/mec172x/
Dsoc_espi_saf_v2.h4 * SPDX-License-Identifier: Apache-2.0
41 * Boot-ROM OTP configuration.
70 /* QMSPI descriptors 12-15 for all SPI flash devices */
72 /* QMSPI descriptors 12-13 are exit continuous mode */
108 * QMSPI descriptors 14-15 are poll 16-bit flash status
130 /* SAF Pre-fetch optimization mode */
136 * SAF Opcode 32-bit register value.
137 * Each byte contain a SPI flash 8-bit opcode.
141 * op0 = SPI flash write-enable opcode
151 * op0 = SPI flash read 1-4-4 continuous mode opcode
[all …]
/Zephyr-latest/arch/xtensa/core/
Dptables.c3 * SPDX-License-Identifier: Apache-2.0
9 #include <zephyr/linker/linker-defs.h>
97 * compared with the current ring (CRING) to check the permission.
118 * cacheable, read / write and non-executable
151 /* Mark rodata segment cacheable, read only and non-executable */
163 if ((thread->base.user_options & K_USER) != 0U) { in thread_page_tables_get()
164 return thread->arch.ptables; in thread_page_tables_get()
283 map_memory(range->start, range->end, range->attrs | XTENSA_MMU_PTE_ATTR_ORIGINAL); in xtensa_init_page_tables()
289 map_memory(range->start, range->end, range->attrs | XTENSA_MMU_PTE_ATTR_ORIGINAL); in xtensa_init_page_tables()
292 /* Finally, the direct-mapped pages used in the page tables in xtensa_init_page_tables()
[all …]
/Zephyr-latest/include/zephyr/drivers/mm/
Dsystem_mm.h4 * SPDX-License-Identifier: Apache-2.0
11 * This contains APIs for a system-wide memory management
30 * This contains APIs for a system-wide memory management
48 /** Write-through caching */
51 /** Full write-back caching */
55 #define SYS_MM_MEM_CACHE_MASK (BIT(3) - 1)
62 * @name Region permission attributes.
64 * Default should be read-only, no user, no exec.
69 /** Region will have read/write access (and not read-only) */
75 /** Region will be accessible to user mode (normally supervisor-only) */
[all …]
/Zephyr-latest/include/zephyr/bluetooth/
Dgatt.h6 * Copyright (c) 2015-2016 Intel Corporation
8 * SPDX-License-Identifier: Apache-2.0
36 /** GATT attribute permission bit field values */
38 /** No operations supported, e.g. for notify-only */
41 /** Attribute read permission. */
44 /** Attribute write permission. */
47 /** @brief Attribute read permission with encryption.
53 /** @brief Attribute write permission with encryption.
59 /** @brief Attribute read permission with authentication.
61 * If set, requires encryption using authenticated link-key for read
[all …]
/Zephyr-latest/include/zephyr/arch/arm64/cortex_r/
Darm_mpu.h4 * Copyright (c) 2021-2023 Arm Limited (or its affiliates). All rights reserved.
6 * SPDX-License-Identifier: Apache-2.0
12 * Convenience macros to represent the ARMv8-R64-specific configuration
13 * for memory access permission and cache-ability attribution.
35 /* PRBAR_ELx: Attribute flag for not-allowing execution (eXecute Never) */
52 /* PRBAR_ELx: Attribute flags for share-ability */
63 /* MPIR_ELx Attribute flags for cache-ability */
95 #define NORMAL_O_WT_NT 0x80U /* Normal, Outer Write-through non-transient */
96 #define NORMAL_O_WB_NT 0xC0U /* Normal, Outer Write-back non-transient */
97 #define NORMAL_O_NON_C 0x40U /* Normal, Outer Non-Cacheable */
[all …]

123