Searched full:pc21 (Results 1 – 25 of 55) sorted by relevance
123
160 #define PIN_PC21 85 /**< \brief Pin Number for PC21 */161 #define GPIO_PC21 _UL_(1 << 21) /**< \brief GPIO Mask for PC21 */486 #define PIN_PC21A_TC1_CLK0 _L_(85) /**< \brief TC1 signal: CLK0 on PC21 mux A */1008 #define PIN_PC21D_PARC_PCCK _L_(85) /**< \brief PARC signal: PCCK on PC21 mux D */1305 #define PIN_PC21G_CATB_SENSE22 _L_(85) /**< \brief CATB signal: SENSE22 on PC21 mux G */1442 #define PIN_PC21F_LCDCA_SEG11 _L_(85) /**< \brief LCDCA signal: SEG11 on PC21 mux F */
170 #define PIN_PC21 85 /**< \brief Pin Number for PC21 */171 #define GPIO_PC21 _UL_(1 << 21) /**< \brief GPIO Mask for PC21 */536 #define PIN_PC21A_TC1_CLK0 _L_(85) /**< \brief TC1 signal: CLK0 on PC21 mux A */1118 #define PIN_PC21D_PARC_PCCK _L_(85) /**< \brief PARC signal: PCCK on PC21 mux D */1435 #define PIN_PC21G_CATB_SENSE22 _L_(85) /**< \brief CATB signal: SENSE22 on PC21 mux G */
100 #define PIN_PC21 ( 85) /**< Pin Number for PC21 */217 #define PIO_PC21 (_U_(1) << 21) /**< PIO Mask for PC21 */334 #define PIO_PC21_IDX ( 85) /**< PIO Index Number for PC21 */848 #define PIN_PC21B_PWM0_PWMH3 _L_(85) /**< PWM0 signal: PWMH3 on PC21 mux…1071 #define PIN_PC21A_SDRAMC_A3 _L_(85) /**< SDRAMC signal: A3 on PC21 mux …1344 #define PIN_PC21A_SMC_A3 _L_(85) /**< SMC signal: A3 on PC21 mux A*/2075 #define PIN_PC21A_EBI_A3 _L_(85) /**< EBI signal: A3 on PC21 mux A*/
100 #define PIN_PC21 ( 85) /**< Pin Number for PC21 */217 #define PIO_PC21 (_U_(1) << 21) /**< PIO Mask for PC21 */334 #define PIO_PC21_IDX ( 85) /**< PIO Index Number for PC21 */835 #define PIN_PC21B_PWM0_PWMH3 _L_(85) /**< PWM0 signal: PWMH3 on PC21 mux…1058 #define PIN_PC21A_SDRAMC_A3 _L_(85) /**< SDRAMC signal: A3 on PC21 mux …1331 #define PIN_PC21A_SMC_A3 _L_(85) /**< SMC signal: A3 on PC21 mux A*/2062 #define PIN_PC21A_EBI_A3 _L_(85) /**< EBI signal: A3 on PC21 mux A*/
100 #define PIN_PC21 ( 85) /**< Pin Number for PC21 */217 #define PIO_PC21 (_U_(1) << 21) /**< PIO Mask for PC21 */334 #define PIO_PC21_IDX ( 85) /**< PIO Index Number for PC21 */487 #define PIN_PC21A_EBI_A3 _L_(85) /**< EBI signal: A3 on PC21 mux A*/751 #define PIN_PC21A_EBI_SDA1 _L_(85) /**< EBI signal: SDA1 on PC21 mux A…1204 #define PIN_PC21B_PWM0_PWMH3 _L_(85) /**< PWM0 signal: PWMH3 on PC21 mux…
100 #define PIN_PC21 ( 85) /**< Pin Number for PC21 */217 #define PIO_PC21 (_U_(1) << 21) /**< PIO Mask for PC21 */334 #define PIO_PC21_IDX ( 85) /**< PIO Index Number for PC21 */487 #define PIN_PC21A_EBI_A3 _L_(85) /**< EBI signal: A3 on PC21 mux A*/751 #define PIN_PC21A_EBI_SDA1 _L_(85) /**< EBI signal: SDA1 on PC21 mux A…1217 #define PIN_PC21B_PWM0_PWMH3 _L_(85) /**< PWM0 signal: PWMH3 on PC21 mux…
471 pc21:
183 #define PIN_PC21 85 /**< \brief Pin Number for PC21 */184 #define PORT_PC21 (_UL_(1) << 21) /**< \brief PORT Mask for PC21 */501 #define PIN_PC21A_EIC_EXTINT5 _L_(85) /**< \brief EIC signal: EXTINT5 on PC21 mux A */1123 #define PIN_PC21F_TCC0_WO5 _L_(85) /**< \brief TCC0 signal: WO5 on PC21 mux F */1341 #define PIN_PC21L_GMAC_GCOL _L_(85) /**< \brief GMAC signal: GCOL on PC21 mux L */1733 #define PIN_PC21N_CCL_IN10 _L_(85) /**< \brief CCL signal: IN10 on PC21 mux N */2683 #define PIN_PC21I_SDHC1_SDWP _L_(85) /**< \brief SDHC1 signal: SDWP on PC21 mux I */
183 #define PIN_PC21 85 /**< \brief Pin Number for PC21 */184 #define PORT_PC21 (_UL_(1) << 21) /**< \brief PORT Mask for PC21 */501 #define PIN_PC21A_EIC_EXTINT5 _L_(85) /**< \brief EIC signal: EXTINT5 on PC21 mux A */1123 #define PIN_PC21F_TCC0_WO5 _L_(85) /**< \brief TCC0 signal: WO5 on PC21 mux F */1307 #define PIN_PC21L_GMAC_GCOL _L_(85) /**< \brief GMAC signal: GCOL on PC21 mux L */1699 #define PIN_PC21N_CCL_IN10 _L_(85) /**< \brief CCL signal: IN10 on PC21 mux N */2649 #define PIN_PC21I_SDHC1_SDWP _L_(85) /**< \brief SDHC1 signal: SDWP on PC21 mux I */
183 #define PIN_PC21 85 /**< \brief Pin Number for PC21 */184 #define PORT_PC21 (_UL_(1) << 21) /**< \brief PORT Mask for PC21 */501 #define PIN_PC21A_EIC_EXTINT5 _L_(85) /**< \brief EIC signal: EXTINT5 on PC21 mux A */1123 #define PIN_PC21F_TCC0_WO5 _L_(85) /**< \brief TCC0 signal: WO5 on PC21 mux F */1610 #define PIN_PC21N_CCL_IN10 _L_(85) /**< \brief CCL signal: IN10 on PC21 mux N */2560 #define PIN_PC21I_SDHC1_SDWP _L_(85) /**< \brief SDHC1 signal: SDWP on PC21 mux I */
